

PCB DEVELOPMENTS AT IPNL (PCB and ASIC)

- PCB for 1m² of RPC with HR1-HR2-HR2b

*William TROMEUR, Hervé MATHEZ, Yannick ZOCCARATO, Luigi CAPONETTO
Imad LAKTINEH, Christophe COMBARET, Rodolphe DELLA-NEGRA, Didier BON
(CNRS IN2P3 IPNL)*

Collaboration with LAL

1 m² PCB MAIN SPECIFICATIONS

(HR1-HR2-HR2b)

ASU PCB Design

- 24 x 64 1 sq cm pads
- 24 Hardroc Asics chained in plastic package (very thin 1.2 mm)

1 m² PCB board :

- 6 ASUs
- 144 Hardroc Asics


DIF boards :

- 1 DIF for 2 ASU : 3 DIFs

HR2 :

- ✓ All modifications are implemented
- ✓ SC bypass
- ✓ SC Clocking and so on

ASU PCB DESIGN




- Buried and Blind Vias (Same as the first PCB with 4 HR1)
- *Buffers are implemented (HR1) but the board must work without buffers (HR2-HR2b)*

1 m² PCB DESIGN interconnection


1 DIF for 2 ASUs

ASU to ASU Connection HR1

DIF Board



Solder or 0 ohm resistor




ASU 1 ASU 2

Mechanical
Problems



Kapton cable
(Test in progress with HR2)



9216 pads on Bottom Layer


1 m2 PCB DESIGN interconnection

1 DIF for 2 ASUs

Problems with 90 pins
 Samtek connector :
 Pad are teared off after
 Several connect/disconnect
 DIF board



Add a *kapton cable* between
 DIF board and ASU
 To reduce connection problems
 (will be tested with HR2-HR2b)



1 m² PCB DESIGN (Layers and next steps)

- o Layer 1 (TOP) : interconnect
- o Layer 2 : GND
- o Layer 3 : Digital signal
- o Layer 4 : Power
- o Layer 5 : GND
- o Layer 6 : PADS to Hardroc
- o Layer 7 : GND
- o Layer 8 (BOTTOM) : PADS

Pads to HR interconnects are
the same for the entire PCB
(hierarchical design)

- *1 sq meter with HR2 in progress*
- *First board with HR2b will be assembled very soon*
- **Manufacturing the other 5 boards (HR2b) after tests results**


1 m² PCB DESIGN (Layers and next steps)

- o Before starting the production
 - o 1 sq meter with HR1 : in test (beam and cosmic)
 - o 1 sq meter with HR2 : available in a few days (***Power Pulsing under test***)
 - o 1 sq meter with HR2b : assembly started

Next steps before starting production of 1 cubic meter

- 2 boards with pins for ASU to ASU connection
- 2 boards with connector for ASU to ASU connection

This 2 new designs are in study and must
be ready by the end of January



ASIC DEVELOPMENT IN LYON

Hervé MATHEZ, Yannick ZOCCARATO, Luigi CAPONETTO

(CNRS IN2P3 IPNL)

Collaboration with LAL/LAPP

This ASIC include : (for details see talk on previous Calice meeting in Lyon)_

- Digital part for DIRAC design
- I2C serial link for slow control parameters
- CSA :
 - same analog block as DIRAC3
 - slow control parameters (4 gains) controlled through I2C

AMS 0.35 μm in CMOS process


Cadence design flow for digital and analog parts

Advantages of the serial interface vs a shift register

- o Individually addressed readout and slow control.
 - o More flexibility for the user
 - o Easier for the driver firmware design (DIF board)
- o The readout of the sent parameters is possible without rewriting them.
- o Easier board routing (without chips chaining).
- o Less sensitive to the risk of failure propagation.


- o Switched integrator
- o Folded cascode with feed forward compensation technique
- o 4 gains (10pF 200fF 100fF 50fF)
 - o 100 mV/pC, 4 mV/fC, 7 mV/fC, 10 mV/fC
- o Main goal is to detect pulses as low as 2fC
- o Return from fab in October 2009
 - o Tests will be performed with standard comparator

ASIC picture




Preliminary results (Digital I2C write)

13-Jan-10
18:07:29



Preliminary results (Digital I2C read)

13-Jan-10
18:08:22



Preliminary results (analog)


13-Jan-10
16:25:54

1
.2 μ s
0.50 V

2
.2 μ s
2.00 V

3
.2 μ s
50mV

.2 μ s
1 .5 V DC
2 2 V DC
3 .1 V DC \times
4 50 mV 50 Ω



CHANNEL 4

Trace
OFF On

Coupling

$Q_{in} = 1$ pC
 $C_f = 10$ pF

FIND

$G_{conv} = 100$ mV/pC
(same value as parasitic simulation)
Rise Time = 100ns

Offsets in
Volts
Divisions

Grids
Single Dual
Quad Octal

2 GS/s

AUTO

Preliminary results (analog)

13-Jan-10
16:27:47


1
.2 μ s
200mV

2
.2 μ s
2.00 V

3
.2 μ s
100mV

.2 μ s

1	.2	V	DC
2	2	V	DC
3	.1	V	DC \times
4	.1	V	50 Ω



CHANNEL 4

Trace
OFF On

Coupling

ZOOM

FIND

Gain
Fixed
variable

Offsets in
Volts
Divisions

Grids
Single Dual
Quad Octal

$Q_{in} = 100 \text{ fC}$
 $C_f = 200 \text{ fF}$


$G_{conv} = 3.1 \text{ mV/fC}$
(4 mV/fC in schematic)
Rise Time > 200ns

2 GS/s

AUTO

Preliminary results (analog)

13-Jan-10
16:34:49



$Q_{in} = 100 \text{ fC}$
 $C_f = 100 \text{ fF}$

$G_{conv} = 4 \text{ mV/fC}$
(7 mV/fC in schematic)
Rise Time > 200ns

.2 μs

1	.2	V	DC
2	2	V	DC
3	.1	V	DC ⓧ
4	.1	V	50Ω


2 DC 2.12 V

2 GS/s

AUTO

Preliminary results (analog)

13-Jan-10
16:35:18



$Q_{in} = 100 \text{ fC}$
 $C_f = 50 \text{ fF}$

$G_{conv} = 4.3 \text{ mV/fC}$
(10 mV/fC in schematic)
Rise Time > 200ns

ASIC :

- o Return from fab : October 2009
 - o Test is started since 1 week
 - o Digital part :
 - o I2C is working : CSA can be controlled by I2C
 - Power, max frequency : still to be measured
 - o Digital part for DIRAC will be tested soon
 - o Analog part :
 - Close to parasitic simulation (Gconv)
 - To be measured :
 - Noise
 - Linearity
 - Minimum pulse detection with standard comparator
 - o In case of ILC timing the CSA must be improved
 - o Slow rise time could explain the minimum pulse detection
-
- o Next step
 - o Digital part can be implemented in DIRACx/HARDROCx
 - o This link can be doubled to introduce redundancy (reduce risks of failure)