

PCB DEVELOPMENTS AT IPNL (PCB and ASIC)

• PCB for 1m2 of RPC with HR1-HR2-HR2b

William TROMEUR, Hervé MATHEZ, Yannick ZOCCARATO, Luigi CAPONETTO Imad LAKTINEH, Christophe COMBARET, Rodolphe DELLA-NEGRA, Didier BON (CNRS IN2P3 IPNL)

Collaboration with LAL



CALICE electronics meeting LLR January 2010, Hervé MATHEZ



1 m² PCB MAIN SPECIFICATIONS (HR1-HR2-HR2b)

ASU PCB Design

- 24 x 64 1 sq cm pads
- 24 Hardrocs Asics chained in plastic package (very thin 1.2 mm)

1 m2 PCB board :

- 6 ASUs
- 144 Hardroc Asics

DIF boards :

• 1 DIF for 2 ASU : 3 DIFs

HR2:

- ✓ All modifications are implemented
- ✓ SC bypass
- \checkmark SC Clocking and so on





• Buffers are implemented (HR1) but the board must work without buffers (HR2-HR2b)

Calorimeter for IL





1 m2 PCB DESIGN interconnection

1 DIF for 2 ASUs

Problems with 90 pins Samtek connector : Pad are teared off after Several connect/disconnect DIFF board

Add a *kapton cable* between DIFF board and ASU To reduce connection problems (will be tested with HR2-HR2b)





1 m² PCB DESIGN (Layers and next steps)

- o Layer 1 (TOP) : interconnect
- o Layer 2 : GND
- o Layer 3 : Digital signal
- o Layer 4 : Power
- o Layer 5 : GND
- o Layer 6 : PADs to Hardroc
- o Layer 7 : GND
- o Layer 8 (BOTTOM) : PADs

Pads to HR interconnects are the same for the entire PCB (hierarchical design)

- 1 sq meter with HR2 in progress
- First board with HR2b will be assembled very soon
- Manufacturing the other 5 boards (HR2b) after tests results





1 m² PCB DESIGN (Layers and next steps)

- o Before starting the production
 - o 1 sq meter with HR1 : in test (beam and cosmic)
 - o 1 sq meter with HR2 : available in a few days (*Power Pulsing under test*)
 - o 1 sq meter with HR2b : assembly started

Next steps before starting production of 1 cubic meter

- 2 boards with pins for ASU to ASU connection
- · 2 boards with connector for ASU to ASU connection

This 2 new designs are in study and must be ready by the end of January









ASIC DEVELOPMENT IN LYON

Hervé MATHEZ, Yannick ZOCCARATO, Luigi CAPONETTO

(CNRS IN2P3 IPNL)

Collaboration with LAL/LAPP



Université Blaise Poscal 8

CALICE electronics meeting LLR January 2010, Hervé MATHEZ



<u>This ASIC include : (for details see talk on previous Calice meeting in Lyon)</u>

- Digital part for DIRAC design
- I2C serial link for slow control parameters
- CSA :
 - same analog block as DIRAC3
 - slow control parameters (4 gains) controlled through I2C

AMS 0.35 μ m in CMOS process Cadence design flow for digital and analog parts



Advantages of the serial interface

vs a shift register

- o Individually addressed readout and slow control.
 - o More flexibility for the user
 - o Easier for the driver firmware design (DIF board)
- o The readout of the sent parameters is possible without rewriting them.
- o Easier board routing (without chips chaining).
- o Less sensitive to the risk of failure propagation.



- o Switched integrator
- o Folded cascode with feed forward compensation technique
- o 4 gains (10pF 200fF 100fF 50fF)
 - o 100 mV/pC, 4 mV/fC, 7 mV/fC, 10 mV/fC
- o Main goal is to detect pulses as low as $\underline{2fC}$
- o Return from fab in October 2009
 - o Tests will be performed with standard comparator

ASIC picture







Preliminary results (Digital I2C write)





Preliminary results (Digital I2C read)





Preliminary results (analog)





Preliminary results (analog)





Preliminary results (analog)









- o Return from fab : October 2009
- o Test is started since 1 week
 - o Digital part :
 - oI2C is working : CSA can be controlled by I2C
 - •Power, max frequency : still to be measured
 - oDigital part for DIRAC will be tested soon
 - o Analog part :
 - •Close to parasitic simulation (Gconv)
 - •To be be measured :
 - Noise
 - •Linearity
 - •Minimum pulse detection with standard comparator
- o In case of ILC timing the CSA must be improved
- o Slow rise time could explained the minimum pulse detection
- o Next step
 - o Digital part can be implemented in DIRACX/HARDROCX
 - oThis link can be doubled to introduce redundancy (reduce risks of failure)