



Ecal Front End Electronics Status

Stéphane Callier, Dominie de Cuisy, Julien-Heun

Orsay Micro Electronics Group Associated

Chip Embedding



11 March, 2010

CALICE Meeting - UTA, Arlington, TX - 11/03/2010

FEV7-COB



11 March, 2010

<u> Mega</u>





11 March, 2010

CALICE Meeting - UTA, Arlington, TX - 11/03/2010

<u> Mega</u>

FEV7 Status

- For interconnexions purpose :
 - Use of FEV7-CIP boards (which fit in the U structure)
 - Successful results (P. Cornebise)
- For electrical tests with DIF :
 - 2 PCB FEV7-CIP cabled with 1 chip
 - 1 Board FEV7-CIP fully equipped (4 chips)
 - 2 PCB FEV7-COB fully bonded
- FEV7-COB bonding :
 - We have an official agreement with CERN for bounding (free !)
 - Still resin trouble to solve for chip protection
 - We have to keep a low thickness of the cabled PCBs
- Upcoming FEV7-COB2 will fit into the H structure

mega

Chip Embedding



11 March, 2010

CALICE Meeting - UTA, Arlington, TX - 11/03/2010

Summary

- No manufacturing critical issue with
 FEV7-CIP, FEV7-COB
- No bonding issue with FEV7-COB
- Price of FEV7-COB2 increase of 20% ...
 Delivery expected end of march (2010 !)
- Main question for future : COB or COB2 cell ???
 Price/integration/processing ...
- Next FEV8 will have 16 chips
 - 1024 channels on 180 mm x 180 mm board
 - Our Korean colleagues (Sung Kyun Kwan University) should take in charge half of the next FEV8 production

mega