



## JRA3 Front End Electronics and summary



C. de LA TAILLE OMEGA-LAL Orsay



Orsay Micro Electronic Group Associated



## Second generation ASICs for EUDET

- Add auto-trigger, analog storage, digitization and token-ring readout !!!
- Include power pulsing : <1 % duty cycle
- Optimize commonalities within EUDET (readout, DAQ...)
- Dedicated run produced in march 2010
  - 25 wafers received in june (<1€/ch)
  - Plastic packaging in the US





(2003)



### HaRDROC : ILC DHCAL readout

- Hadronic Rpc Detector Read Out Chip
  - 64 inputs, preamp + shaper+ 3 discris
  - Full power pulsing => 7  $\mu$ W/ch
  - Chip embedded in detector
  - in beam in 2008-2009
  - 10 000 chips produced
  - collab. LLR, IPNL, LAPP, LAL/OMEGA

### Readout and DAQ2 validated with µMegas and RPC m<sup>2</sup> detectors







meaa



### Towards an ILC technological prototype

Fully equipped scalable m<sup>2</sup> RPC SDHCAL detector built by IPN Lyon

Ultra-low POWER : 24h operation for 10000 channels with 2 AA batteries !

Fully equipped scalable large MicroMégas detector built by LAPP Annecy

1

T

Tal

d

Tall

CdLT : /EUDET extended SC

mega



Efficiency is almost the same (2% less) but this probably due to the acquisition starting time which is to be fine-tuned.

31 Aug 2010

CdLT : /EUDET extended SC

CALICE ECAL/AHCAL Electronics 5-6 July 2010 @ DESY L.Caponetto, H.Mathez

### MICROROC status

- MICROROC : MICROMEGAS Read Out Chip
  - Same as HARDROC but with charge preamp input stage + HV protection [R. Gaglione] and slower shaping + 4bit DAC/channel [N. Seguin]
  - Preamp optimized for Cd=80 pF, noise = 0.2 fC. Cf=0.4pF Rf=5M
  - Maximum input charge : 500 fC
  - Bi-gain shaper (G1-G4), peaking tunable
    50-200 ns (2 bits)
  - 3 thresholds. Lowest threshold ~2 fC
  - Pin to pin compatible with HR2
  - Chip sent in MPW june 10, exp sept









## SPIROC : ILC AHCAL & ECAL readout

- SPIROC : Silicon Photomultiplier Integrated Readout Chip
  - 36 channels
  - Internal 12 bit ADC/TDC
  - Charge measurement (0-300 pC)
  - Time measurement (< 1 ns)</li>
  - Autotrigger on MIP or spe (150 fC)
  - Sparsified readout compatible with EUDET 2<sup>nd</sup> generation DAQ
  - Pulsed power -> 25 µW/ch
  - Also External users (PET, hodoscopes, µ-imaging... (@ Aachen, Napoli, Pisa, Roma...)



mega

(0.36m)<sup>2</sup> Tiles + SiPM + SPIROC (144ch)







### Performance





31 Aug 2010

CdLT: /EUDET extended SC

### **Single-Photon Peaks I**





Mathias Reinecke | HCAL main meeting - Hamburg | Dec. 10th, 2009 | Page 9

### SPIROC status

- 50 chips SPIROC2 produced in june 2008 to equip AHCAL and ECAL EUDET modules
  - EUDET milestone
  - Package TQFP208
  - Difficult slow control loading
- Measurements slowly coming in : complex chip
  - Collab LAL, DESY, Heidelberg
- Full production run : march 2010
- 3750 chips SPIROC0 (analog) bare die
- 1000 chips SPIROC2A in TQFP208
  - Identical to SPIROC2 with slow control fixed
- 250 chips SPIROC2B in TQFP208
  - Pin to pin compatible with SP2
  - Individual gain adjustment
  - Better input DAC
- New alternative FE design in collaboration with Heidelberg
- Many external applications !

nega

# Active target with MPPC readout

Tohoku Univ + KEK

- Characteristics
  - Fast time response
    - Work in a high beam intensity
  - Large gain (10<sup>5</sup>~10<sup>6</sup>)
    - Possible to detect 1 photon
  - Operation in the magnetic field
    - Combination of Imaging and Spectrometer
  - Trigger possibility





CdLT : /EUDET extended SC



MPPC 50ch を用いた小型プロトタイプ

### PEBS

### **RTWH Aachen**

PEBS is a project in Research & Development phase The purpose of the experiment is a precision measurement of the electron & positron cosmic ray flux in the energy range from 1 to 2000 GeV.









Single-sided slabs to fit into EUDET structure

~45x5 mm2 strips, MPPC readout

PCB: Similar requirements to AHCAL → work with DESY MPPC mounting/readout Gain monitoring system

31 Aug 2010

### SKIROC : ECAL readout

- SKIROC2 : Silicon Kalorimeter Integrated Read-Out Chip
  - 64 channels, 70 mm<sup>2</sup>
  - Very large dynamic range: HG for 0.5-500 MIP, LG for 500-3000 Mip
  - Collab. with LLR
  - Testability at wafer level
- Front End boards crucial element
  - Collab with Korea







<u>()mega</u>

### 31 Aug 2010





### JRA3 summary and perspective

- Nice infrastructure essential to prove ILC calo feasibility
  - ECAL, HCAL : Mechanical infrastructure + new sensors
  - Light calibration system
  - Embedded electronics with 2<sup>nd</sup> generation DAQ
  - First power pulsing operation at system level
  - FCAL : new sensors and readout electronics
- All milestones completed, good starting point for AIDA
  - Large scale mechanical structure
  - Thousands of readout chips
  - 2<sup>nd</sup> generation DAQ infrastructure
  - Lots of important tests ahead : Power pulsing, coherent noise, power dissipation, timing, system aspects, DAQ...
  - Small Testbeam program starting

mega

### Backup slides



31 Aug 2010

### Test beam with technological prototype

- Data rate (Spiroc/Skiroc) : naive estimate
  - Volume : 36ch\*16sca\*50bits=30 kbit/chip
  - Conversion time :  $16*100 \ \mu s = 1.6 \ ms$
  - Readout speed 5 MHz (could be increased to 10-20 MHz)
  - 8 chips/DIF line (one FEV only)
  - Total : 1.5ms + 30000\*200ns\*8 = 50 ms/16 events = 3 ms/evt => 300
    Hz during spill



Note : readout electronics designed for ILC low-occupancy, low rate detector *≠Testbeam* !!

(<u>)mega</u>

### Read out: token ring

- Readout architecture common to all calorimeters
- Minimize data lines & power





mega

#### Data bus

Chip 0	Acquisition	A/D conv.	DAQ	IDLE MODE			
Chip 1	Acquisition	A/D conv.	IDLE	DAQ		IDLE MO	DE
Chip 2	Acquisition	A/D conv.	IDLE			IDLE MO	DE
Chip 3	Acquisition	A/D conv.	IDLE			IDLE MO	DE
Chip 4	Acquisition	A/D conv.	IDLE		DAQ	IDLE MO	DE
	1ms (.5%) 1% duty	.5ms (.25%) cycle	.5ms (.25%)	99	199ms (99% 9% duty c	) ycle	
31 Aug 201	10	UDET extended	SC			1	