HCAL task status report





Erika Garutti



EUDET steering committee DESY, 31 Aug. 2010

Deliverables

- HCAL mechanical structure
 - no latest update, structure(s) exist, ready to be equipped
- HCAL readout integrated electronics
 new SPIROC integration tests and results
- HCAL calibration system
 - transnational access (DESY TB21) Prague+DESY

The SPIROC chip

SPIROC layout (CALICE chip for Analog HCAL readout)

Specific chip for SiPM:

• input DAC for bias adjustment

Designed to work at ILC:

- power pulsing mode
- $\bullet~25~\mu W$ /ch
- internal ADC
- auto-trigger mode
- time stamp (~1ns)



designed by Omega group LAL (Orsay)

Current challenges in chip understanding:

- 16 cell analog buffer memory → characterize properties
- sample and hold method → determine spread

SPIROC characterization



• common hold to all channels in a chip

 spread of hold values in a chip ~ 7ns RMS (~ 40 ns min-to-max)

- <1% effect on signal meas. (max. -3.5 %)
- compensated by calibration



Investigation of the buffer memory cells



For a given input signal on one SPIROC channel observed a decrease of measured charge in the first buffer memory cells (early triggers)

Check dependency on trigger rate



No signal loss during storage in analogue memory can be observed!

Auto-trigger: Threshold Adjustment

Aim: understand how to set the auto-trigger threshold (DAC) for an input MIP signal, and study the auto-trigger behavior



Results by Jeremy Rouene

Auto-trigger: signal hold

Spread of hold signal in auto-trigger mode similar to external trig. mode



Results by Jeremy Rouene

First look at test beam results

First cassette of AHCAL engineering prototype exposed to 3 GeV e⁻ beam at DESY

(no absorber plates)

- At MIP level S/N ~ 45
- Single p.e. spectrum visible in MIP energy distribution

- σ_{ped} ~ 7.5 ADC ch.
- At single pixel level: S/N ~ 5.5



First look at test beam results

First cassette of AHCAL engineering prototype exposed to 3 GeV e⁻ beam at DESY

(no absorber plates)

 At MIP level S/N ~ 45 ASICNr = 1, Channel = 13. Cell = 5 • Single p.e. spectrum visible in HG, 50ns shaping time, 100fF capacitance 800 beam MPV of MIP MIP energy distribution distribution • SiPM gain: $G_{IFD} = G_{MIP}$ (~42 ADC ch.) 600 pedestal • LY = 9 pix / MIP (3 Gev e⁻) Characterization from producer 400 $LY = 10.3 \text{ pix} / \text{MIP} (1-3 \text{ MeV e}^{-}, {}^{90}\text{Sr})$ counts [arb. units] 0008 0008 200 MC -- 3 GeV e⁻ -- ⁹⁰Sr, 250 keV trigger 600 200 400 800 1000 6000 ADC 15% difference 4000 in energy → LY in agreement considering different deposited energy deposited by reference e-2000 8.2 I Garutti - HCAL status report 10 0.4 0.6 0.8 1.2 1.4

deposited Energy [MeV]

Noise above threshold



LED monitoring system(s)

System task: SiPM gain calibration via single photoelectron peak spectra (~1-2 p.e.) long term stability via response @ medium light (~20-100 p.e.) measure SiPM saturation level (~2000 p.e.)

Two technological solutions:

Light distributed by notched fibres



Light directly on tile by SMD-LED - distributed LED



LED monitoring system(s)

System task: SiPM gain calibration via single photoelectron peak spectra (~1-2 p.e.) long term stability via response @ medium light (~20-100 p.e.) measure SiPM saturation level (~2000 p.e.)

Two technological solutions:



Light distributed by notched fibres



Light directly on tile by SMD-LED

Both systems commissioned → SiPM gain calibration achievable Next step → reduce spread in light intensity between channels

First transnational access in DESY TB21



EUDET module equipped with ITEP tiles + SiPM,

Prague LED distribution system and DESY LED on tile compared on the same device

Test beam setup



Preliminary Results

- Inconsistence among the analog memory cells – hard to predict the shift
- 1 dead channel discovered in ASIC1 (Ch. 3)
- 1 bad tile/channel (Ch. 34) no response even at the beam
- Large pedestal shift in High Gain mode Data analysis in progress





Conclusions

- prototypes are assembled and tested. All components delivered:

- CALIB and POWER modules:
- Calibration multi-channel prototype:
- Mechanical structure:

available

- both options available available
- Full system integration (electronics + mechanics) incorporating tiles and SiPMs from first user completed
- both EUDET modules (HBU) operated at DESY TB

Trans-national access: 2 weeks test of Prague LED system (analysis ongoing)

Outlook

Next steps (within and beyond EUDET) :

- integration tests to full slab (2.2 m calorimeter layer)
- redesign of detector interface cards (on-going)
- test of a calorimeter tower (multi-layer operation)



Full scale area integration (slab) requires redesign of HBUstartedMulti-layer integration (tower) requires redesign of end-face componentsDIFDIFstartedCALIB, POWERdonePCB support for all cardsdone

Status of electronics redesign







in preparation



DESY Redesigns: module. M. Zeribi, H. Wentzlaff, M. Reinecke

	DIF	CALIB2	POWER2	HBU2	CIB	SIB	Flexleads
concept dev., circuit design	X	X	X	X	X	Х	X
schematic entry	NIU	X	X	X	X	Х	Х
Layout	NIU	X	< X	X	X	Х	X
Production	NIU	X	X	Х	X	Х	X

Future HCAL project



- Mechanical structure assembled together with ECAL for test beam experiment
- Test in magnetic filed also under discussion