

SiW Ecal EUDET Module

Roman Pöschl
LAL Orsay

- General Schedule
- Development of Different Components
- (Towards) a working prototype

The groups working on the EUDET Electromagnetic Calorimeter



- What we call “EUDET Module” is in fact the next SiW Ecal CALICE Prototype
- Financial support by EU

Evolution of Task – JRA3 Ecal EUDET Module

2006

Conceptual Phase – Definition of Project Targets

Detection of problems with Si-Wafer Guardrings and start of investigations for remedies

2007

Decision to go for 0.5x0.5 cm² Si-Wafers instead of 1x1 cm² Wafers

Contacting and negotiations with manufacturers

⇒ Wafers with dimensions of 9x9cm²

Continuation of studies for building large alveolar Structures

Dimensions depend on wafer dimensions and constraints of challenging Very Front End Electronics

2008

Decision to go for a demonstrator to allow for validation of mechanical concept

Milestone: Design of Moulds and Alveolar Structures finished (EUDET-Memo-2008-07)

Milestone: TDR of SiW Ecal EUDET Module – Details of design fixed (EUDET-Memo-2008-11)

Delivery and Examination of 30 Si-Wafers (Hamamatsu)

2009

Demonstrator built and start of thermal studies

Demonstrator is to be taken as EUDET Deliverable!!!!

Ordering of pieces for 'real' EUDET module in autumn 2009

Next steps depend on progress of VFE

Advancing the VFE has top priority




2010-2011

Towards the EUDET Module ?

EUDET Extended SC 2010 - SiW Ecal

EUDET Prototype

- **Logical continuation** to the physical prototype study which validated the main concepts : alveolar structure , slabs, gluing of wafers, integration
- Techno. Proto : study and validation of most of **technological solutions** wich could be used for the final detector (moulding process, cooling system, wide size structures,...)
- Taking into account **industrialization aspect** of process
- First **cost** estimation of one module



- **3 structures : 24 X₀**
(10×1,4mm + 10×2,8mm + 10×4,2mm)
- **sizes : 380×380×200 mm³**
- **Thickness of slabs : 8.3 mm**
(W=1,4mm)
- **VFE outside detector**
- **Number of channels : 9720 (10×10 mm²)**
- **Weight : ~ 200 Kg**

ended S

- **1 structure : ~ 23 X₀**
(20×2,1mm + 9×4,2mm)
- **sizes : 1560×545×186 mm³**
- **Thickness of slabs : 6 mm**
(W=2,1mm)
- **VFE inside detector**
- **Number of channels : 45360 (5×5 mm²)**
- **Weight : ~ 700 Kg**

Parties Involved

6 Laboratories are sharing out tasks in according to preferences and localization:

Assembling of **A.S.U.** (industrialization, gluing tests) + backend system (DIF support) + services




LM of wafers
Global Design + composite Structures

Ω + **Q** PCB with embedded ASICs
ector slabs integration



LPSC Grenoble thermal cooling system

mounting system ECAL/HCAL+composite plates


UNIVERSITY OF CAMBRIDGE Interconnection of ASU, DIF



Module EUDET – Current Design (final – developed 2008)




Thickness :
 FEV5-1 : 1.17mm (+0.04)
 FEV5-2 : 1.19mm (+0.04)
 FEV5-3 : 1.20mm (+0.02)



- ⇒ Gaps (slab integration) : 500 μm
- ⇒ Heat Shield: 400 μm ? Validation with the demonstrateur
- ⇒ PCB : 800 μm ~~~1200 μm~~
- ⇒ Thickness of Glue : 100 μm
- ⇒ Thickness of SiWafer : 325 μm
- ⇒ Kapton® film HV : 100 μm ?
- ⇒ Thickness of W : 2100/4200 μm ($\pm 80 \mu\text{m}$)

Assembly of Demonstrator




- **Detector module realised** (from mechanical point of view)
- **Demonstrator subject to a thermal test**


Calice Collaboration Meeting Feb. 2009

Thermal Test

To study thermal behaviour of detector module



Inserted Thermal Layer




Ambient Temperature	22		
Alveolar Slot	Left	Middle	Right
External		23.5	
Upper	24.8	24.8	24.6
Lower	25	30.7	25.2
Bottom	25.1	25.2	25.1

- Detector Module realised from mechanical point of view
- Thermal test important for DBD

Assembly Tools – Handling of fragile layers

Handling by vacuum lifter



Line of ASU

Vacuum Lifter



Positioning of Vacuum Lifter on ASU Line



Vacuum Lifter

Line of ASU


(Careful) handling of ASU Line established

- Detector Assembly needs more tools and an assembly hall (to be built at LAL during autumn winter 2010/11)

EUDET –Product layer (3/3)


Layer 7.3

⇒ 6/10 ‘Alveolar EUDET layer’ structure : *On going*



Layer 9.4


⇒ 3/5 ‘Alveolar EUDET layer’ structure : *On going*



EUDET Cooling system

Status of the portable cooling station for EUDET life:

- Chiller and flow meter => ORDERED
- Important step : machining of heat pipe cooling system and water cooling system will begin after the final assembling of the alveolar structure (we need final dimension of the alveolar structure) => November 2010.
- Spring 2010 First test of heat pipe test (15 W design)
- November 2010 construction of both systems:
 - Heat pipe
 - Water cooling system for EUDET (143 W)





**COOLING system for
EUDET : march 2011**

Thermal simulation with extreme power prediction

Extreme power pulsing on **ASU** => X 20 I

Initial total power for EUDET 120 W => 143 W


Power on the longest SLAB : 8.2 W



EUDET temperature estimation with natural convection


(test beam configuration)

First SLAB prototype (03/07/09)



FEV7-CIP: with SPIROC2 in TQFP208

- Easy to manufacture
- Interconnections tests: performed successfully (P. Cornebise)
- Perfect for DIF debug
- Fits the H structure



- 2 boards are equipped with 1 chip and 1 PCB equipped with 4 chips
- On the board access to :
 - Analogue Output
 - DAC and Bandgap Output
- On the connector, access to :
 - Every common digital line


Prototype on test bench



- CALICE DAQ about to be interfaced with the first prototype
- Expect working system during autumn 2010
- A number of issues regarding firmware have been solved in the past year

FEV7-COB: with SPIROC2 COB

- Front End Board using Chip-On-Board (spiroc2=208 pads)
- Nearly Identical to Chip-In-Package FEV7
 - Schematics identical
 - Same number of channels
 - Same pinout on Adapter Board/Slab Connector
- Except :
 - Pads connections to chip pins
 - Position of Wafer on the bottom side
 - Thickness: thinner to comply with H alveolar structure



PIN Diodes Silicon Sensors

Designed for ILC : **Low cost, 3000 m²** Minimized number of manufacturing steps

Target is 2 EUR/cm²

Now : 15 EUR/cm²

Use of **floating guard-rings**


Known

issues

Dead space optimization


Guard-rings do not collect charges

Dead space to be reduced



EUDET layout

Prototype from Hamamatsu



Hit map from physics prototype

Silicon Sensors (LLR)


- 40 (-1 broken) Hamamatsu sensors
 - 9 ASUs + 3 sensors as spare
- 40-50 others could be ordered (2010-2011)
 - 40-50 k€ (institute funds)
 - Not « optimized »
 - Wait for checking up previous ones in testbeam using or new dev.
- 40-50 optimized (low edges wideness) : 2012-2013
 - Costfull R&D (~100-150 k€), not funded
 - RTB program (50 k€) « Standard Tech. R&D » : CEA-LETI
 - MOU with School of Information and Communication Engineering, Sungkyunkwan University, Republic of Korea (Contacts with Samsung expected)
 - OnSEMI
 - Preliminary contacts with ST



Alveolar structure (based on EUDET)





Composite Part with metallic inserts (15 mm thick)



Composite Part (2 mm thick)

Alveolar structure applicable for alternative Ecal proposals "TNA"

EUDET Annual Meeting



Conclusion and Outlook

- Technical Design finished in Oct. 2008
Preparation of Demonstrator Tests since then
- During 2010 - studies with the demonstrator
 - Measurement for thermal analysis
 - Assembly of alveolar structure finished
 - Integration tools for long slab very well advanced

**Demonstrator studies
cover most if not all aspects described in EUDET proposal**

Conclusion and Outlook cont'd

- Towards the EUDET Module
- Focus of getting the VFE accomplished
- “Shipping” signals out
Interface to the DAQ is addressed
- Results with first ASU expected in the coming month
Depends on development of DAQ interface
- Construction of Alveolar Structure for 'real' EUDET Module proceeds well
- Cost for Silicon wafers is an issue (well beyond EUDET matters)