


# Developments and Planning towards 1 m<sup>3</sup> Technological DHCAL Prototype

*Didier BON, Luigi CAPONETTO, Christophe COMBARET  
Didier DELAUNAY, Rodolphe DELLA-NEGRA, Hervé MATHEZ,  
Imad LAKTINEH, William TROMEUR*

*(CNRS IN2P3 IPNL)*

*Collaboration with LAL*



# 1 m<sup>2</sup> PCB MAIN SPECIFICATIONS

## ASU PCB Design :

- 24 x 64 1 sq cm pads
- 24 Hardrocs Asics chained
- Plastic package (very thin 1.2 mm)

## 1 Sqm PCB board :

- 6 ASUs
- 144 Hardroc2

## DIF boards :

- 1 DIF for 2 ASU : 3 DIFs for 1 Sqm


## HR2 :

- ✓ All modifications are implemented from HR1 to HR2- HR2b
- ✓ SC bypass
- ✓ SC Clocking .....

# ASU PCB DESIGN

DIF connector

ASU to ASU connector



All buffers are optional  
 (Normally not mounted)

1536 pads on Bottom Layer


- Buried and Blind Vias are implemented

# 1 m<sup>2</sup> PCB DESIGN interconnection

- Problems with 90 pins Samtek connector :  
Pad are teared off after several connect/disconnect DIF board




DIF Board



- Added a *kapton/PCB cable* between board and ASU to reduce connections problems
- New connector on ASU board
- Kyocera connector used for the ECAL

# 1 m<sup>2</sup> PCB DESIGN interconnection

## 1 DIF for 2 ASUs



Same Kyocera connector

- ASU to ASU
- DIF to ASU

- Shielding between ASU at any place where it is possible

- Soldered Copper braid


DIF Board

9216 pads on Bottom Layer

# 1 m2 PCB DESIGN interconnection (New connecting system implementation)

New connecting system

Soldered Copper braid





# 1 m<sup>2</sup> PCB DESIGN interconnection

## DIF to ASU Connection


(PCB + Kapton)

- 90 pins Samtek connector on top side
- *DIF side*




---

## ASU to ASU Connection






# 1 m<sup>2</sup> PCB DESIGN

## (Layers and upgrade)

- o Layer 1 (TOP) : interconnect
  - o Layer 2 : GND
  - o Layer 3 : Digital signal
  - o Layer 4 : Power
  - o Layer 5 : GND
  - o Layer 6 : PADS to Hardroc
  - o Layer 7 : GND
  - o Layer 8 (BOTTOM) : PADS
- o Pads to HR interconnects are the same for the entire PCB (hierarchical design)

### ASU\_V2 upgrade to ASU\_V3 : mains modifications

- Samtek connector changed to kyocera connector
    - DIF to ASU
    - ASU to ASU
  - Removed some buffers from ASU to "DIF to ASU" board
    - LVDS buffers with enable power on
    - SC clock buffer
  - Added "Select" Pin (2 shift registers)
  - Added holes to fix ASU during copper braid soldering (1 every 2 cm)
-  Powered by DIF board

# Schedule - Production Electronics Components

- ASU : 300
- DIF to ASU : 150
- ASU to ASU : 300
- HR2b : 8000 (LAL)
- DIF Board : 150 (LAPP)

## First steps :



- 6 ASU to fab
  - Electric Test with 2 ASU (only 96 HR2b in hand)
  - Mechanical test with 6 ASUs
- 4 DIF to ASU
- 6 ASU to ASU

in progress


- Socket and Test board are OK
- Gantry and Socket modification in progress
- HR2b returned from foundry and sent to packaging

# ASIC HR2b testing

Gantry with and old PCB and Socket




New PCB (designed @ LAL) and Socket from ARIES company



ASIC side

Spring probes connector

PCB side



**Socket Modifications are needed for Gantry use**

## Companies Choice for PCBs and kaptons

### ASU :


- Company : TECHCI COFIDUR group
- Mass production delocalized in China
- TECHCI usually works with this delocalized company
- First prototype (6 ASU) will be fabricated there

### DIF to ASU, ASU to ASU :

- Company : TECHCI COFIDUR group

TECHCI had already fabricated all the previous ASUs and Kapton

- 4 HR1 , 0.8mm thickness
- ASU\_V1
- ASU\_V2
- ASU to ASU kapton prototype



***Less risky choice : TECHCI***

# Companies choice for assembling

- **KEP Electronic (Paris-France)**
- **EMS COFIDUR Group (Périgueux-France)**
- **ProDesign (Paris)**

- New company for us
- More risky

- Kep Electronic had fabricated all the previous ASUs
- 18 ASUs assembled and problems on 3 of them

- EMS is in the same group as TECHCI
- We hope the same quality !


- ***Choice is still open***
- ***Less risky ??***

## Aggressive planning :


- 6 ASUs return from Fab on 14 or 21 of July (3 weeks after purchase order)
- 2 ASU to ASU PCB (5 weeks after purchase order)
- 2 DIFF to ASU (3 weeks after purchase order)
- 2 ASUs + Interconnect assembling in **few days** !!!
- Testing before the end of July
- Send purchase order for the whole production before vacation

## More realistic planning :



- 6 ASUs return from Fab by the end of July
- 2 ASU to ASU PCB
- 2 DIFF to ASU
- 2 ASUs + Interconnect assembling during **August**
- Testing : beginning of September



- Power pulsing was successfully tested on a **24-ASIC** electronic board
- The board associated to a GRPC Was successfully tested in a **3-Tesla B** field in June (SPS-H2)



Cycle of 2 ms power pulsing every 10 ms  
(100 Hz rather than cool 5 Hz ILC duty cycle)




Efficiency is almost the same (2% less) but this probably due to the acquisition starting time which is to be fine-tuned.



7-18 June 2010

A small (50X34 cm<sup>2</sup>) detector was associated to a 24-ASIC board and put into a cassette.

The structure was put inside the supra magnet of H2 beam line (3-Tesla solenoid)



## ASU V3

- Mechatronic
  - Modified Connector (Samtek , Kyocera)
  - Added DIF to ASU board
  - Added ASU to ASU board
  - Added holes for 1 sqm assembly
- Electrical modifications to reduce power supply
  - LVDS buffers with enable
  - "Select" pin implementation
- Time to manufacturing increase due to this main modifications :(2 months)
- Technical study with TECHCI
  - before mass production
  - Delocalization required more detailed fabrication data exchange with TECHCI
- Test bench for HR production characterization : in progress