

Remarks of DAQ2 integration

Vincent Boudry
LLR, École polytechnique

CALICE eDAQ
DESY
05/07/2010





Overview

- HW and FW: Not much to say wrt talks
 - ▶ *M.Wing: LDA, CCC progress*
 - ▶ *Rémi: DIF & DCC + Stability tests*
 - ▶ *Matthias : AHCAL specificities*
 - ▶ **DHCAL DIF, CCC for small TB**
- SW: XDAQ improving for test beam (last in Mai using USB)
 - ▶ Now on SVN
 - ▶ SLCIO format for RAW data implemented
 - ▶ Integration of drivers for DAQ-II being prepared
 - ▶ **Integration of CondDB soon needed (1m² DHCAL = 144 ASICs)**
 - ◆ **Integration with previous SW mandatory**
- Next TB
- New HW (lower priority): BIF card

CCC adaptation for direct DIF Sync

- Goal:
 - ▶ replace DIF - DIF synchronisation by ring (used in DHCAL prototypes)
 - ▶ Central Clk and trigger distribution and Busy handling
- Reprogrammation of CCC CPLD
Done by **J. Prast & G. Vouters** (LAPP)
 - ▶ Sending of fast commands (8b/10b directly to DIF) by RS232
 - ◆ Sync;
 - ◆ StartAcq
 - ◆ StopAcq
 - ◆ Reset
 - ◆ StartReadout
 - ◆
- Used for
 - ▶ RPC DHCAL Cosmic
 - ▶ μ Megas TB with Gassiplex
- Check Guillaume's talk tomorrow morning for more information.

HW and FW status: LDA



■ LDA critical points

▶ Small mezzanine CCC

◆ Absolutely needed for TB

- Broadcast of Clk, Trigger signals to DIF's
- Merging of Busy signals (RAMfull treat^t or ReadOut)

◆ HW (25 Cards) ready

◆ FW needs to be updated

▶ DIF mezzanine

◆ HDMI Z adaptation

- Dynamic adaptation (in FPGA) dropped (consumption)
- To be implemented by 100Ω external resistors (was foreseen)

▶ FW being debugged in UCL & LLR

◆ Multi-Channel readout (MUX) to be fully tested this week (Matt Warren....)

◆ FastCommand - Block transfert collisions on Ethernet (image next slide si pas montré par Rémi??)

HW & FW status: DIFs

- **DHCAL DIF prod launched (LAPP)**
 - ▶ Pre-serie re-launched for immediate use ($n \times 1 \text{ m}^2$ RPC, μMegas)
 - ▶ → to be ready (\supset tests) in September
- **FW: Check Rémi's talk**
 - ▶ Integration of **most** DAQ2 components ✓
(Handcheck, FastCommand & Block transfert decoding, Data Sending (intermediate flow ✓, high flow ~, flow control ?))
 - ▶ Integration of detector blocks
 - ◆ Modular Code of DHCAL of Guillaume Vouters (LAPP) soon to be adapted
Can be used for all type of detectors

Data Flow for TB

- Maximum rates:

- ▶ 3.26 kHz & 2 MB/s
Single TB events for DHCAL

- Estimation (to be updated) for

- ▶ ECAL:
1.2 kHz & 115 MB/s

- ▶ ECAL:
5.0 kHz & 340 MB/s

- Check:

<https://twiki.cern.ch/twiki/bin/view/CALICE/DaqPerfs>

N DIF/LDA	N DIF/DCC	LDA-DIF Dclk [MHz]	LDA-DIF FLUX [MB/s]	LDA Dclk [MHz]	LDA FLUX [MB/s]	ODR FLUX [MB/s]	Disk Flux [MB/s]
10	9	50	6.25	1000	125	1000	170


Detector	DHCAL	Evt Size	Mem Size	ASIC Dclk [MHz]	ASIC FLUX [MB/s]
		20 B	128	2.5	0.31

from LC-DET-2004-029

Mode	Calib/Noise Single	Calib/noise Burst	TB Single	TB Burst	Demo
N ASIC/DIF	48	48	4.8	4.8	4.8
σ (NASIC)	0	0	2.6	2.6	2.6
Touched DIF/pla	3	3	1	1	1
ASIC	20 B	2 560 B	20 B	2 560 B	2 560 B
R/O time 1	64 μ s	8 192 μ s	64 μ s	8 192 μ s	8 192 μ s
R/O time ALL	3 072 μ s	393 216 μ s	307 μ s	39 322 μ s	39 322 μ s
DIF	960 B	122 880 B	96 B	12 288 B	12 288 B
R/O time	154 μ s	19 661 μ s	15 μ s	1 966 μ s	1 966 μ s
LDA w/o DCC	9 600 B	1228 800 B	320 B	40 960 B	40 960 B
R/O time	77 μ s	9,830 μ s	3 μ s	328 μ s	328 μ s
DCC	8,640 B	1,105,920 B	288 B	36,864 B	36,864 B
R/O time	1 382 μ s	176 947 μ s	46 μ s	5 898 μ s	5 898 μ s
LDA w/ DCC	86,400 B	11,059,200 B	2,880 B	368,640 B	368,640 B
R/O time	691 μ s	88 474 μ s	23 μ s	2 949 μ s	2 949 μ s
ODR	17,280 B	2,211,840 B	576 B	73,728 B	73,728 B
1000MB/s	17 μ s	2 212 μ s	1 μ s	74 μ s	74 μ s
Disk	17,280 B	2,211,840 B	576 B	73,728 B	73,728 B
170MB/s	102 μ s	13 011 μ s	3 μ s	434 μ s	434 μ s
Max R/O time	3 072 μ s	393 216 μ s	307 μ s	39 322 μ s	39 322 μ s
Min Freq	0.33 kHz	0.00 kHz	3.26 kHz	0.03 kHz	0.03 kHz
Min. evts Freq		0.33 kHz		3.26 kHz	3.26 kHz

Occupancy for 100 GeV π in TB evts	
Mean	4.8
sigma	2.6
+3 σ / $\sqrt{\text{MemSize}}$	5.49

Parameters codes
Hardware (~fixed)
DAQ (achievable)
Physics (occupancies)



EUDET memo from F. Dulucq on ASIC's interface
(check on <https://twiki.cern.ch/twiki/bin/view/CALICE/ASICS>)
Remarks on DAQ2

Near Future

- Need an integration meeting soon (basically FR \leftrightarrow UK)
 - ▶ Update of FW's, mounting of set-up \supset CCC \leftrightarrow LDA
 - ▶ Review of critical points / responsibilities
- Next Uses
 - ▶ **AHCAL**
 - ◆ Now (LabView + USB)
 - ◆ TB end of 2010 / 2011
 - **DAQ-II needed when ?**
 - ▶ **SDHCAL**
 - ◆ TB 3x3m² Fall 2010 :
 - **USB + CCC (+ DCC) \rightarrow DAQ-II ??**
 - *If effort put on DAQ FW*
 - ◆ **Cosmics tests : Fall check of 40 planes**
 - probably on USB (rates \sim 100 Hz)
 - ◆ M3 \rightarrow Spring 2011
 - ▶ **ECAL**
 - ◆ **Cosmic in Fall**
 - FEV COB ; 1 chip; 1 Wafer
 - Lecture DIF USB then USB+DCC+DIF
 - ◆ **Some short Slabs in Spring 2011**
 - ◆ **Full set-up end 2011 ?**
 - ▶ **W-HCAL**
 - ◆ **Integration of DAQ-I & II needed ?**

Longer term: new HW for TB: a BIF card, integrated tests

- ILC-like TB
 - ▶ Triggerless ; start DAQ on SpillStart; recording on SpillStop | RamFull
 - ▶ ⇒ Recording of beam conditions needed with timestamp
 - ◆ Scintillator & Cherenkov bits
 - ◆ Wire or Fibre hodoscope → Timing needed ?
- BIF = Beam InterFace card
 - ▶ Pure digital information → HaRDROC (SPIROC if timing ?) or FPGA (time precision ?)
 - ◆ Readout compatible with DIF's
 - ▶ Alternative : TLU2 (developed for EUDAQ / EUDET telescope in AIDA)
- Dev^t integrated in AIDA
 - ▶ > feb. 2011