




Strip FTD Readiness for the DBD

5th ILD Workshop

Orsay, 23rd -25th May 2011



D. Moya, J. Duarte, **I. Vila**, A. Ruiz - IFCA (CSIC-UC)

F. Arteche, C. Esteban - ITA

_Outline




- FTD detector Integration.
- Detailed design FTD (disk 3-7):
 - _ Mechanics
 - _ Power distribution system.
- Software modeling.

_Detector Integration




- Integration of inner detectors: critical item.




_Assembly procedure defined




1




2




3




4



5




6



_Detailed mechanical designs

- Including power distribution system, r/o electronics and cables and optical links.




_Power distribution system



– Currents consumption of Strip – FTD

	MIDDLE PITCH									
<i>FTD</i>	<i>FTD3</i>		<i>FTD4</i>		<i>FTD5</i>		<i>FTD6</i>		<i>FTD7</i>	
	<i>TOP</i>	<i>BOT</i>	<i>TOP</i>	<i>BOT</i>	<i>TOP</i>	<i>BOT</i>	<i>TOP</i>	<i>BOT</i>	<i>TOP</i>	<i>BOT</i>
<i>Nº STRIPS PER Module (2sensors)</i>	4096	2560	4096	2560	4608	3072	4608	3584	4608	3584
<i>Chips per petal</i>	52		52		60		64		64	
<i>Optical links per petal</i>	1		1		1		1		1	
<i>I2.5 (A) per Petal</i>	2.56		2.56		2.8		2.92		2.92	
<i>I1.25 (A) per Petal</i>	1.18		1.18		1.34		1.42		1.42	
<i>I per petal</i>	3.74		3.74		4.14		4.34		4.34	
<i>I per disk</i>	59.84		59.84		66.24		69.44		69.44	
<i>TOTAL Mstrip- FTD Current</i>			649 A							

_Power supply topology



- Implementation of the detailed detector geometry including cables and electronics in simulation.
- Cooling (air-based cooling) it is not yet decided.
- Digitization code not developed yet.

Summary



- Significant improvement in terms of realistic hardware description for the strip FTD.
- BUT simulation code still lacking a working digitizer (short of manpower).
- Outside the scope of this talk other inner trackers pending issues:
 - _ FTD disk 1 & 2 (pixels)
 - _ SIT ?