


# DCDC converters for the upgrade of the LHC experiments

F.Faccio, S.Michelis, G.Blanchot, C.Fuentes,  
B.Allongue - CERN/PH dept.


<http://cern.ch/project-dcdc>

DCDC  
???


Motivation for the development of radiation and magnetic field tolerant DCDC converters



What are the components of a full DCDC converter? Do we have them all by now?



In summary, what can a DCDC converter bring to a detector system



Conceptual representation of the power distribution system typically used in the LHC experiments

Power loss in cables:  $P_{\text{Loss}} = R_{\text{cable}} I^2$

Power loss in cables:  $P_{\text{Loss}} = R_{\text{cable}} I^2$

The electronics load (the FE boards) needs power at a precise voltage  $P_{\text{Load}} = V_{\text{Load}} I_{\text{Load}}$


Power loss in cables:  $P_{\text{Loss}} = R_{\text{cable}} I^2$

The electronics load (the FE boards) needs power at a precise voltage  $P_{\text{Load}} = V_{\text{Load}} I_{\text{Load}}$




iConv is magic because  $P_{\text{in}} = P_{\text{out}}$   
Therefore if  $V_{\text{in}} > V_{\text{Load}}$ ,  $I_{\text{cable}} > I_{\text{Load}}$

Waiting for the iConv, a DCDC converter can do the job with the drawback of some power loss



Waiting for the iConv, a DCDC converter can do the job with the drawback of some power loss



... but some 'magic' is still required: the DCDC needs to function in the radiation and magnetic field of the experiments






Figure 1: Topology of the buck converter




Figure 2: Topology of the 4-phase interleaved buck converter




Figure 3: Topology of the two phase interleaved buck with integral voltage divider











Figure 4: Topology of a multi-resonant buck converter








1






1











2




2



2




$$\frac{V_{\text{out}}}{V_{\text{in}}} = \text{Duty cycle}$$







Ferromagnetic core




Air core



Ferromagnetic core



Air core



Qualification required for radiation effects:  
TID, displacement damage, SEEs

# Electrical specs

Input voltage	10-12V
Output voltage	1.2-3.3V
Output current	up to 3A*
Efficiency	>80% (for $V_{out}=2.5V$ )
Conducted and radiated noise compatible with installation in close proximity to FE electronics and detectors	

\* We will know the real output current limit soon, with measurements of a mature ASIC in a realistic configuration (cooling)

# Mechanical specs

Small size (footprint, height)
Small contribution to material budget
Connectable to cooling system


# Environmental specs

TID tolerance	250 Mrad
Displacement damage	$2.5 \cdot 10^{15}$ n/cm <sup>2</sup> (1MeV equivalent)
SEE	Absence of destructive SEEs and Vout transients when tested with heavy ions up to an LET of 30 MeVcm <sup>2</sup> mg <sup>-1</sup>
Magnetic field	4 T
Temperature of cooling pad	-30 to +10 °C


DCDC



Motivation for the development of radiation and magnetic field tolerant DCDC converters




What are the components of a full DCDC converter? Do we have them all by now?



In summary, what can a DCDC converter bring to a detector system

# Example prototype of a full DCDC



## Steps for ASIC design:

1. pre-selection of CMOS technology
2. design of ASIC prototypes
3. verify electrical and radiation performance on ASIC prototypes

	AMIS2	IHP1	IHP2	AMIS4
Full control loop	✓	✓	✓	✓
Dead times' handling	Fixed	Adaptive (QSW)	Adaptive (QSW and CCM, sharp transition)	Adaptive (QSW and CCM, smooth transition)
On-chip regulator(s)	No	No	✓	✓
Soft Start	Simple RC	Simple RC with comparators	Full sequence with comparators	State machine
Over-I protection	No	No	✓	✓
Over-T protection	No	No	No	✓
Under-V disable	No	No	No	✓

↑  
Used in  
system  
tests

## Steps for ASIC design:


1. pre-selection of CMOS technology
2. design of ASIC prototypes
3. verify electrical and radiation performance on ASIC prototypes

	AMIS2	IHP1	IHP2	AMIS4
Full control loop	✓	✓	✓	✓
Dead times' handling	Fixed	Adaptive (QSW)	Adaptive (QSW and CCM, sharp transition)	Adaptive (QSW and CCM, smooth transition)
On-chip regulator(s)	No	No	✓	✓
Soft Start	Simple RC	Simple RC with comparators	Full sequence with comparators	State machine
Over-I protection	No	No	✓	✓
Over-T protection	No	No	No	✓
Under-V disable	No	No	No	✓



↕  
Used in  
system  
tests

↕  
Tape-out Jan2011  
Expected early summer



Packaged in  
QFN32




# Solenoid



# Toroid










## Coilcraft design


$L=220 \text{ nH}$


$ESR=30\text{m}\Omega$
















Component selection and placement



# Different constructions and thickness (t)



Painted Shield

$$t = ?$$



Tape Shield



$$t = 35 \mu\text{m}$$





Coated Shield

$$10 < t < 100 \mu\text{m}$$

# This prototype uses the AMIS2 ASIC (rad tolerant)






Measured output noise (current) for  $V_{in}=10V$ ,  $V_{out}=2.5V$ ,  $I_{out}=2A$ .  
Note that  $0 \text{ dB}\mu\text{A} = 1\mu\text{A}$











Test with FEE  
Hcal CMS





# Test with Frame Module ATLAS SCT prototype (Liverpool)







Hybrid	Linear regulator [ENC]	DCDC STV10 [ENC]
62	570	588
	596	605
61	585	589
	591	599

DCDC  
???

Motivation for the development of radiation and magnetic field tolerant DCDC converters



What are the components of a full DCDC converter? Do we have them all by now?



In summary, what can a DCDC converter bring to a detector system

The use of DCDC converters on-detector enables power distribution at higher voltage, hence lower current in the cables


It also adds local voltage regulation


With its high efficiency, it is far superior to a linear regulator for the above purpose (large conversion ratio)

A power distribution system with DCDC converters can be build modular, which allows for progressive and selective turn-on and -off of portions. It can also be built using cascaded conversion stages for higher efficiency. Additionally, different load voltages can be locally generated from a unique power bus

FE board or portion of a system

10V










# Power-on & power-off of full PS channel

- Voltage ramp from the PS (rise & fall time 2ms) to turn-on and -off all 6 converters loaded with an equivalent 1A current



DCDC n1 output V before filter

Voltage at the module (DCDC n1)

V<sub>line</sub>

DCDC n1 input voltage (after filter)

Current in the pair of modules

Power Supply current

# Conclusion

- DCDC converters are required for the upgrade of the LHC experiments, already at phase1
- They enable power distribution at higher voltage, decreasing the current on the cables. A modular distribution system can be designed, facilitating partitioning of domains from an individual supply bus
- The development of full DCDC converters satisfying the requirements of the LHC experiments is well advanced. With the availability of more mature ASICs, in a few months, all the basic elements and required skills will be available (as far as we can judge now)