Development of CMOS pixel sensors fully adapted to the ILD vertex detector requirements

M. Winter (PICSEL team of IPHC-Strasbourg)

- Sensor design : coll. with IRFU-Saclay -

LCWS11/Granada - 27 Septembre 2011

Contents

• Architecture developped - state of the art

* MIMOSA-26 (EUDET chip applications)

* MIMOSA-28 (STAR-PXL)

- Finalising the sensor prototyping
 - * MIMOSA-30 (inner layers)
- Evolution towards new CMOS technology
- Summary

* MIMOSA-31 (outer layers)

CMOS Pixel Sensors: Established Architecture

- Main characteristics of MIMOSA sensor equipping EUDET BT:
 - * 0.35 μm process with high-resistivity epitaxial layer (coll. with IRFU/Saclay)
 - * column // architecture with in-pixel amplification (cDS) and end-of-column discrimination, followed by \emptyset
 - * binary charge encoding
 - * active area: 1152 columns of 576 pixels (21.2 \times 10.6 mm²)
 - st pitch: 18.4 $\mu m
 ightarrow$ \sim 0.7 million pixels

Dash charge sharing $\Rightarrow~\sigma_{sp}{\sim}$ 3.-3.5 μm

- * $t_{r.o.} \lesssim 100 \ \mu s$ (~10⁴ frames/s) suited to >10⁶ part./cm²/s
- * JTAG programmable
- * rolling shutter architecture
 - \Rightarrow full sensitive area dissipation \cong 1 row
 - $ho~\sim$ 250 mW/cm 2 power consumption (fct of N $_{col}$)
- $\ensuremath{\, \mathrm{ \ensuremath{ \mathrm{ \ensuremath} \ensuremath{ \mathrm{ \ensuremath{ \mathrm{ \ensuremath} \ensuremath{ \mathrm{ \ensuremath{ \mathrm{ \ensuremath} \ensuremath{ \ensuremath{ \mathrm{ \ensuremath} \ensuremath{ \mathrm{ \ensuremath} \ensuremath{ \ensuremath{ \mathrm{ \ensuremath} \ensuremath{ \ensuremath{ \mathrm{ \ensuremath} \ensuremath{ \ensuremath{ \ensuremath{ \mathrm{ \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath} \ensuremath} \ensuremath} \ensuremath{ \ensuremath} \ensuremath{\ensuremath} \ensuremath} \ensuremath} \ensuremath} \ensuremath} \ensuremath} \ensuremath \ensuremath} \ensuremath} \ensuremath} \ensuremath} \ensuremath} \ensuremath \ensuremath} \ensuremath} \ensuremath} \ensuremath} \ensuremath \ensuremath} \ensuremath} \ensuremath \ensuremath} \ensuremath \ensuremath} \ensuremath \ensuremath} \ensuremath \ensuremath} \ensuremath \ensuremath} \ensuremath \ensuremath \ensuremath} \ensuremath \ensuremath \ensuremath \ensuremath} \ensuremath \ensuremath \ensuremath} \ensuremath$
- * various appli. : VD demonstr., NA63, oncotherapy, dosimetry, ...





State-of-the-Art: MIMOSA-28 for the STAR-PXL

- Main characteristics of ULTIMATE (\equiv MIMOSA-28):
 - * 0.35 μm process with high-resistivity epitaxial layer
 - * column // architecture with in-pixel cDS & amplification
 - * end-of-column discrimination & binary charge encoding
 - * on-chip zero-suppression
 - * active area: 960 colums of 928 pixels (19.9 \times 19.2 mm²)
 - * pitch: 20.7 $\mu m \rightarrowtail \sim$ 0.9 million pixels
 - \hookrightarrow charge sharing $\Rightarrow \sigma_{sp} \gtrsim$ 3.5 $\mu m \qquad \rhd \rhd \rhd$
 - * JTAG programmable
 - * t_{r.o.} \leq 200 μs (\sim 5×10³ frames/s) \Rightarrow suited to >10⁶ part./cm²/s
 - * 2 outputs at 160 MHz
 - $\, { * \, \lesssim \, \rm 150 \, mW/cm^2}$ power consumption
- $\triangleright \triangleright \triangleright$ Tests under way since early April : (50 μm thin)
 - * N \leq 15 e⁻ ENC at 30-35^oC (as MIMOSA-22AHR)
 - * CCE (55 Fe) similar to MIMOSA-22AHR
 - $-\infty$ Ionising rad. tolerance validated (150 kRad at 30 $^{\circ}$ C)
 - NI rad. tolerance validation (3.10¹² n_{eq}/cm² at 30°C) in Oct. 2011
- **DDD** Start of data taking in FY-2012





CMOS sensors for the ILD-VTX

• Two types of sensors :

* Inner layers ($\leq 300 \text{ cm}^2$) : priority to read-out speed & spatial resolution \hookrightarrow small pixels (16×16 / 80 μm^2) with binary charge encoding \hookrightarrow t_{r.o.} \sim 50 / 10 μs ; $\sigma_{sp} \leq$ 3 / 5 μm

- * Outer layers ($\sim 3000 \text{ cm}^2$) : priority to power consumption and good resolution \hookrightarrow large pixels ($35 \times 35 \ \mu m^2$) with 3-4 bits charge encoding $\hookrightarrow t_{r.o.} \sim 100 \ \mu s; \ \sigma_{sp} \lesssim 4 \ \mu m$
- * Total VTX instantaneous (average) power < 700 W (20 W)
- 2-sided ladder concept for inner layer :
 - * Square pixels (16×16 μm^2) on internal ladder face (σ_{sp} < 3 μm)

& Elongated pixels (16×80 μm^2) on external ladder face (t $_{r.o.}$ ~ 10 μs)

- Sensor final prototypes : submitted for fab. Sept. 4th, 2011
 - * MIMOSA-30: inner layer prototype with 2-sided read-out
 - \hookrightarrow one side : 256 pixels (16×16 μm^2)
 - other side : 64 pixels (16imes64 μm^2)
 - * MIMOSA-31: outer layer prototype
 - \hookrightarrow 48 col. of 64 pixels (35imes35 μm^2) ended with 4-bit ADC









Towards a Large Pitch

- Large pitch : Motivations
 - * elongated pixels allow faster read-out

```
times trackers (e.g. ILD-SIT) require \sigma_{sp}\gtrsim 10 \mu m
```

- \Rightarrow minimise number of pixels for the sake of power dissipation, integration time and data flow
- Large pitch : Limitations (besides spatial resolution)
 - * DANGER: increasing distance inbetween neighbouring diodes
 - \Rightarrow particles traversing sensor "far" from sensing diodes may not be detected because of e⁻ recombination
 - * "fragile" detection efficiency, exposed to losses due to irradiation, high temperature operation & "slow" read-out
- Elongated pixels : Test results
 - * elongated pixels allow minimising the drawbacks of large pitch
 - * concept evaluated with MIMOSA-22AHR prototype, composed of a sub-array with 18.4×73.6 μm^2 pixels $\triangleright \triangleright \triangleright$
 - times m.i.p. detection performances assessed at CERN-SPS (T \sim 15 $^{\circ}$ C)
 - --- $\epsilon_{det}\sim$ 99.8 %
 - $ightarrow \sigma_{sp}\sim$ 5-6 μm (binary charge encoding)
- Square pixels : prototype back from foundry
 - * MIMOSA-29 : fabricated on high-resistivity epitaxy in Summer '11
 - $\ensuremath{\, { \, \times } }$ pixels of 64 \times 16/32/64 μm^2 and 80 \times 16/48/80 μm^2
 - * chips back from foundry \Rightarrow test preparation under way 5



Moving to 0.18 μm CMOS Technology

Evolve towards feature size << 0.35 μm : * µcircuits : 4-well, smaller transis., more Metal Layers, ... * sensing : depleted epitaxy, low noise diode, ... **Benefits**: * higher μ circuit density \Rightarrow higher data reduction capability * thinner gates, depletion \Rightarrow improved radiation tolerance (in particular ionising radiation) **FSBB** * faster read-out \Rightarrow improved time resolution * possibility of stitching \Rightarrow multireticule sensors **Development plans :** 512x256 * also motivated by ALICE-ITS/MFT, CMB-MVD, AIDA-SALAT, eRHIC-VD, ... ★ step 1 : MIMOSA-32 ▷ submission on 24.10.11 Discriminators - exploratory sensor (various sensing systems, amplifiers, discri., ...) SUZE * step 2 : MIMOSA-22THR & SUZE-02 ▷ submission in Spring '12 Memory 1 Memory 2 M22-THR : 128 col. of 512 pixels, ended with discri. ~1 cm $-\infty$ SUZE-02: zero-suppression μ circuit ~1 cm ★ step 3 : Full Scale Basic Block (FSBB) > submission in Spring '13 512x256 512x256 512x256 1x1 cm² sensitive area (\sim 20 μm pitch) Discriminators Discriminators Discriminators combination of M22-THR & SUZE-02 SUZE Independent blocks scalable to various applications (\geq 2014) \triangleright \triangleright Memory 1 Memory 2 Memory 1 Memory 2

MIMOSA-32 : Prototyping a 0.18 μm Process

- 0.18 μm imaging technology options used :
 - * Epitaxial layer \sim 14 μm thick with High-Resistivity (1-5 $k\Omega\cdot cm$)
 - * Quadruple well : deep P-type layer embedding N-well hosting P-моs transistors
 - * "Low Leakage" transistors
 - * MIM capacitors
 - * start with 4 Metal Layers (6 ML run in 2012)
 - * CIS (very low noise) sensing system
- Prototype sub-divided in several blocks : $\triangleright \triangleright$
 - * Sensing elements and in-pixel amplifiers :
 - pixel dimensions : 20imes20, 40, 80 μm^2

 - ---- N-MOS and P-MOS transistor based amplifiers
 - * Discriminators :
 - --- Col. // pixel array ended with 1 discriminator/col. (2 variants)
 - \multimap Pixel array with in-pixel discriminator (16×80 μm^2 pixels)
 - $\divideontimes~$ Total surface \sim 33 ${\rm mm}^2~(\rightarrowtail~$ 70 kE ?)
- Submission : Octobre 24th, 2011



MISTRAL : Architecture Prototyping

- MIMOSA-22THR (Upstream part of MISTRAL) :
 - * Col. // pixel array with in-pixel ampli + pedestral subtraction (cDS)
 - * Each of 128 columns ended with discriminator + 8 columns without discri.
 - * Pixel array sub-divided in sub-arrays featuring different pixel designs
 - * 2 options for row sequencer :
 - $-\infty$ parallel to columns \Rightarrow dead zone inbetween neighbouring chips
 - \multimap together with signal processing circuitry \Rightarrow avoids the dead zone

- SUZE-02 (Downstream part of MISTRAL) :
 - * $\emptyset \mu$ -circuits & output buffers (\equiv SUZE-01)
 - * add trigger L0 info after discriminators for data filtering \Rightarrow flow & power reduction ?
 - * add trigger L1 (?) downstream of output buffers for further filtering ?
- Submission \leq Spring 2012
 - \hookrightarrow determine sensor adequacy w.r.t. rad. tol. spec.





AIDA Project : Assessment of Stitching & 2-Sided Ladder

• Single Arm Large Area Telescope (SALAT):

- st 2048imes3072 pixels (\sim 20 μm pitch)
 - \Rightarrow 4×6 cm² sensitive area, \sim 3.5 μm spatial resolution
- * requires combining several reticules (based on FSBB)
 - \Rightarrow stitching process \Rightarrow establish proof of principle
- st 2-sided read-out of 1024 rows in \sim 200 μs
 - \Rightarrow 3 planes of Large Area Telescope for AIDA project (EU-FP7)
- st windowing of \lesssim 1imes6 cm 2 (collimated beam)
 - \Rightarrow \sim 50 μs r.o. time
- * 50-100 μm pitch variants under consideration (trackers)

Alignment Investigation Device (AID) :

- * box allowing to mount 3 pairs of ladders arranged in 3 consecutive layers \equiv VTX sector
- * can be equipped with PLUME (2-sided) ladders
- * ladders are mounted on movable micrometric support
 - ⇒ investigate alignment with particles traversing overlapping regions of neighbouring ladders
- * allows developing clustering, tracking & vertexing algo. with particle beams

	MINIMUM MINIMUM	Minimum Services)	aterotopy) Seterotopy)	MANAGEN MANAGEN	MINIMUM SALANDER	MEMORY SERVICE
	EZAS	BZOS	BZNS	BZŃS	BZOS	BZAS
	Discriminators	leroteniminatoris	leroteniminaeiC	Piscriminatori	Discriminator	Piscriminatori
	212×212	213×213	212×213	915×915	212×612	215×215
Discriminatori <u>Discriminatori</u> Summi aummi	ZISXZIS	213×213	213×213	215×215	2124212	212×213
512x512	512x512	512x512	512x512	512x512	512x512	512x512
Discriminators	512x512	512x512	512x512	512x512	512x512	512x512
SII7E	Discriminators	Discriminators	Discriminators	Discriminators	Discriminators	Discriminators
3020	SUZE	SUZE	SUZE	SUZE	SUZE	SUZE
(emone) (emone)	Alemonia (lemonate	(cantonesi (cantonesi	Samonal Samonal	Samanan Managan	Samenas Samenas	Semenate Semenate





SUMMARY

- Sensor architecture developed in 0.35 μm technology validated :
 - \triangleright complies with specs of σ_{sp} , thickness, rad. tol. (T_{room}), r.o. speed & P_{diss} of VTX
 - ▷ sensors getting implemented in various devices: STAR-PXL, NA-63, CMB-MVD, ALICE-ITS & MFT ? , ...
 - ▷ final prototypes under way : MIMOSA-30(in) & MIMOSA-31(out)
 - ▷ validation of complete concept in 2012
- Translation 0.35 $\mu m
 ightarrow$ 0.18 μm CMOS under way :
 - ▷ exploratory chip (MIMOSA-32) to be submitted for fabrication on 24.10.2011
 - ▷ mid-scale prototypes validating architecture (MIMOSA-22THR, SUZE-02) in Summer 2012 ▷ DBD
 - ▷ Full Scale Basic Block (FSBB) expected to be validated in 2013
 - \triangleright design flexible enough to be adaptable to various designs
- Long range R&D : In-pixel discri., 3D sensors for SiD, ILC-1000, CLIC

Mid-Size Prototypes of Inner & Outer Layer CPS

- Inner layers ⇒ 2-sided read-out prototype MIMOSA-30
 - * 2-sided read-out : square pixels on one side, elongated pixels on other side
 - * 128 columns of 256 pixels (16 \times 16 μm^2) :
 - $-\!\!\circ$ r.o. time ${\sim}$ 45 μs
 - * 128 columns of 64 pixels (16imes64 μm^2) :
 - $-\!\!\circ$ r.o. time \sim 10 μs
 - \multimap expected $\sigma_{sp}\sim$ 5 μm (binary charge encoding)
 - * 8 columns with analog output on each side
- Outer layers \Rightarrow large pitch prototype MIMOSA-31

* single side read-out with 2-4 bit progressive charge encoding

- * 48 columns of 64 pixels (35imes35 μm^2) :
 - -- corresponding t $_{r.o.}$ (2 cm long columns) \sim 100 μs
 - $-\!\!\!\circ$ expected $\sigma_{sp}\sim$ 4 μm (\leq 4-bit charge encoding)
- * 8 analog outputs (no ADC)
- Both sensors were sent for fabrication early Septembre '11
 - * expected back in Decembre '11 \Rightarrow lab tests in Q1+Q2 (2012)



Pixel Array

