

# <u>ILD and Power pulsing meeting in may 2011</u> (G.Blanchot, R.Poeschl, M.Weber, A.Brogna) data collection

	_				1		1			5 11.11.11			T
		weight	sensor m <sup>2</sup>	Ch	granularitu	Main chip	chip cons.P.P	total P W Main chip	Duty Cycle	Power distribution	cooling	remark +	Cabling/services
Magnet				CII	granularity	IVIAIII CIIIP	Chip Cons.r.r	CIIID	Duty Cycle		coomig	Telliaik T	Cabing/services
Magnet	<b>токе</b>	13400 t											
	Coil	155t ( cryostat)											
muons	-	ci yostat,											
muons													1Power/ 1 HDMI/1GL per layer ( 1536 full barrel)
							25+15(DCSIPM				Lig. (		cooling?
Hcal	Ahcal	1153 t	7300	8,1 MCh	3*3 cm²	SPIROC	Bias) μW/ch	320 W	1%		Water?)		
													voltage :HT f14+ 1 Data acq. F14 per module ( 40);
													Liq. 2 loops f14 + 2 loops f 4 per module (40) Gaz
	SDHcal	1188t	same ?	71 Mch		HARDROC	7,5μW/C	532 W	0,50%		Liq		: 2 loops f14 + 2 loops f 4 per module ( 40)
										Si sensorsHV=150V, 0.005 mA, continuously ROCsEach ROC needs:			
										DVDD=3.3V, 11mA (ACQ) / 8mA (other			
										op.)AVDD=3.3V, 77mA (ACQ) / 20mA			
Ecal	:									(CONV) / 0.01mA (other op.)	Water,		
Ecai	Wsi	130 t		100 MCh	0,5*0,5 cm <sup>2</sup>	SKIROC	25μW/C	2500 W	1%	DIF:DVDD=3.3V, 300mA, continuously	leakless		
	SciW			11 Mch	0,5*4,5 cm <sup>2</sup>	SPIROC	25+7 μW/ch	352 W					
				22111011	0,0 1,0 0	51 1110 0	2517 [217]	1,3 KW to 2,4 KW					
TPC	GEM	4t		4 Mch	1*4 mm²	S-ALTRO		per side	1,50%	70 KV qq mA central anode	CO2?		
												Expected ON → 350	
	μmegas ?				2		20 μW/pixel)					mW/cm2; OFF → <5	
					55*55 μm²	Timepix3 ?	@1.2 V					mW/cm2	
	strip												
ETD	strip	186 kg	26 m²	1,3 Mch									
SET													
_								12 W non pulsed+					
\ (T)(								688 W pulsed =					
VTX	CMOS			10 <sup>8</sup> ch	16*16μm²			20-30 W	1 to 2 %	Cables 5A@1.8 V: up to 390 A	airflow	40 W in conductors	16 AGW 10 cables per side
								inside cryo: 100 W; + outside (					
								junction box ) 200					16 lines S= 8 mm² to J.B / 20 AGW14 from JB to
	FCCPD			10 <sup>10</sup> Ch	6*50(?)μm²		10 mW/ch	W per side			•CO2 cooling		outside
SIT													
FTD	pixels												
	PIACIS						12A(1,25V)+						
							6A(2,5V) in			Two operations voltage 2.5/1.25 V 650			
	strips			2,4 MCh	pitch 50µ		pulse	35 W per side	0,50%	A per side	airflow		96 AGW15 per FTD + 32 OF
								2011/074					
LumiCal	w/si	250 kg		200000			15mW/chan if No pulse	28W/8,5A with pulsing	1%	2.8kW/850A, Commercial voltage regulator (ADP3336)			
Bcal	W/Si			200000			ito puise	puising	1/0	Tegulator (ADF3330)			
DCai	-	200 kg				Kpix							
	W/Diamond												
LHCal	W/?	2,6 t											
<b>Ecal ring</b>	W/Si	600 kg											
		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,											

# <u>ILD and Power pulsing meeting in may 2011</u> data collection

Under construction

														<b>\</b>	
			sensor					total P W Mair		٦	Power distribution				
		weight	m²	Ch	granularity	Main chip	chip cons.P.P	chip	Duty Cycle	4		ļ (	cooling	remark+	Cabling/services
Magnet	Yoke	13400 t													
	6.3	155t (								П					
	Coil	cryostat)								-		Н—			
muons										_		Щ			
							,			П					1Power/ 1 HDMI/1GL per layer ( 1536 full barrel)
Hcal	Ahcal	1153 t	7300	8,1 MCh	3*3 cm²	SPIROC	25+15(DCSIPM Bias) µW/ch	320 W	1%	П			Liq. ( Vater?)		cooling?
	SDHcal	1188t	same ?	71 Mch		HARDROC	7,5μW/C	532 W	0,50%	1			Liq		voltage :HT f14+1 Data acq. F14 per module ( 40); Liq. 2 loops f14 + 2 loops f 4 per module ( 40) Gaz : 2 loops f14 + 2 loops f 4 per module ( 40)
Ecal	Wsi	130 t		100 MCh	0,5*0,5 cm²	SKIROC	25μW/C	2500 W	1%	E V	Si sensorsHV=150V, 0.005 mA, continuously ROCsEach ROC needs: //DD=3.3V, 11mA (ACQ) / 8mA (other p.)AVDD=3.3V, 77mA (ACQ) / 20mA (CONV) / 0.01mA (other op.) IF:DVDD=3.3V, 300mA, continuously	,	Water,		
										7	, , , , , , , , , , , , , , , , , , , ,				
	SciW			11 Mch	0,5*4,5 cm <sup>2</sup>	SPIROC	25+7 μW/ch	352 W		4		Н.			
TPC	GEM	4t		4 Mch	1*4 mm²	S-ALTRO		1,3 KW to 2,4 KV per side	1,50%	П	70 KV qq mA central anode	Ш	CO2?		
	μmegas ?	71		4 IVICII		Timepix3 ?	20 μW/pixel) @1.2 V	per sinc	1,30%	1	70 KV qq IIIA centrar anoue		COZ:	Expected ON → 350 mW/cm2; OFF → <5 mW/cm2	
	strip									Т					
	strip	4051	26 m²	40001						1					
	Strip	186 kg	26 M-	1,3 Mch						-					
C==										+		Н-			
SET										4		Щ.			
VTX	CMOS			10 <sup>8</sup> ch	16*16μm²			12 W non pulsed 688 W pulsed = 20-30 W	† 1 to 2 %	ı	Cables 5A@1.8 V: up to 390 A		airflow	40 W in conductors	16 AGW 10 cables per side
	FCCPD				6*50(?)μm²		10 mW/ch	inside cryo: 10 W; + outside ( junction box ) 20 W per side					02 cooling		16 lines S= 8 mm <sup>2</sup> to J.B / 20 AGW14 from JB to outside
SIT										-1					
FTD	pixels									T					
	strips			2,4 MCh	pitch 50µ		12A(1,25V)+ 6A(2,5V) in pulse	35 W per side	0,50%	Tv c	o operations voltage 2.5/1.25 V 65) A per side		airflow		96 AGW15 per FTD + 32 OF
LumiCal	W/Si	250 kg		200000			15mW/chan if No pulse	28W/8,5A with pulsing	1%		2.8kW/850A, Commercial voltage regulator (ADP3336)				
Bcal	W/Si	200 kg				Кріх									
	W/Diamond									T					
	w/?	2,6 t								1					
Ecal ring	-									1					
LCarring	VV/31	600 kg										L			

# ILD and Power pulsing meeting in may 2011 data collection

Under construction

			sensor					total P W Mair		Power distribution			
/lagnet	Yoke	weight 13400 t	m²	Ch	granularity	Main chip	chip cons.P.P	chip	Duty Cycle		cooling	remark+	Cabling/services
	Coil	155t ( cryostat)											
nuons	Con	ciyostati											
Ical	Ahcal	1153 t	7300	8,1 MCh	3*3 cm²	SPIROC	25+15(DC SIPM Bias) μW/ch	320 W	1%		Liq. ( Water?)		1Power/ 1 HDMI/1GL per layer ( 1536 full barrel) cooling?
	SDHcal	1199+	same 2	71 Mch		навреос	7 5mM/C	522 W	0.50%		lia		voltage :HT f14+ 1 Data acq. F14 per module ( 40); Liq. 2 loops f14 + 2 loops f 4 per module ( 40) G: : 2 loops f14 + 2 loops f 4 per module ( 40)
		Co	ncl	usio	ons	and	reau	ests o	f the	PP group:			
. V	Vhat i						-			g			
				•		iig :							
— Г ГРС	How to deal with :												
	<ul> <li>DCDC convertors</li> </ul>												
	■ Storage capacitors ( + low drop out)												
TD			`	900	ирс	COICO	. , .	1011	ii Op C	, at			
	•	+	•										
SET													
<del>/тх</del> Т	o be	add	ed	in tl	his t	able	) :					N in conductors	16 AGW 10 cables per side
	_	NI	hor	بماري	ath		rocc	coctio	n of i	nput/output			16 lines S= 8 mm <sup>2</sup> to J.B / 20 AGW14 from JB to
SIT	_				igui	1 T C	1055	Sectio	11 01 1	npul/output			outside
TD		Ca	able	es									
	<ul> <li>Regulation &amp; power delivery system</li> </ul>												96 AGW15 per FTD + 32 OF
			_			•			,	sumption			
.umi Bcal						-				Bampuon			
	-	R	adı	atıo	n le	vels	of the	e fron	t end				
HCa.	w/r W/Si	2,6 t											

### Yoke and Magnet


### 1. Yoke and stray field:

Decision made on no compensating coil:

- $\triangleright$  reduction of the store energy (2.7GJ>  $\approx$  ?GJ)
- ➤ Might change the stray field = possible reduction of the return yoke
  - ✓ reduction of the beam height, length of ILD (i.e. opening access)
  - ✓ Reduction of the cost
- >Stress forces on the FSP and 1<sup>St</sup> layers of the Hcal endcap (distortion)

Simulation (magnetic field and Mechanical) needed

### 2. Return yoke design






### Return Yoke: split

Split or no split cf presentation M.Jore in Orsay, June 2011

Possible by Reducing the pillar + trench in Return Yoke




### Mathieu comments in June:


Acted. "Non split end cap seems feasible with 915mm for access on beam ">

- •To be studied:
  - > Detail design of the pillar and the trench
  - > Detail opening scenario

• For discussion .... Do we really need the last 560mm yoke ring? Still to be studied.

Tilt of the Ahcal (22.5°) (because of self load deformation)






- ➤ Problem with actual shape and construction of Ecal endcaps ( + ETD?)
- > No tilt in simulation.


### Ahcal & SDHcal services

Updates of the services paths for both **Ahcal** ( with tilt of barrel)

# **SDHcal**:

- ✓ Placeholders in the CAD model
- ✓ Data of X0 calculated and to be implemented soon in simulation





AHcal

**SDHcal** 




SDHcal: possible to reduce the gap by few tens of mm

### Forward region

- > Lumical & Beamcal in simulation model
- ➤ Mechanical design well advanced, certainly need to be updated in CAD model and dimensions checked ➤ Power pulsing & power needs are known

But:





- LumiCalX01 (tag mokka-07-02, Mokka model ILD 01pre00) tile gaps, pad metalization, support structure, cooling, electronics


LumiCalV -LumiCalV00 (mokka tag > 07-04, models ILD 01pre01/pre01fw) as above, instead real cells virtual one are implemented, Recommended as it saves 30% CPU time

- -Both drivers are tested, stable and no changes foreseen
- -Bugs: not known
- -Ready for massive production

BeamCal also implemented in Mokka/Marlin


from W. Wierba ILD Workshop, Orsay may2011

Alignment system: <u>6 laser beams along the beam pipe</u> (through FTD)



Simple Freq. Scannin Interfer. Simmulation

- 6 laser beams between two LumiCal's
- 8 laser beams from each LumiCal to the beam pipe



Certainly not the only one: impact?

SIT, ETD, SET: a lot has been done for *simulation model*:


### Silicon tracking status. SIT, SET, ETD

ILD DETECTOR OPTIMIZATION

August 24th 2011

Alexandre Charpy - professional@charpy.net
Aurore Savoy-Navarro - aurore@apc.univ-paris7.fr
Konstantin Androsov - konstantin.androsov@gmail.com

# SIT, SET & ETD support simulation status:




- SIT & SET simplified support design based on two components: silicon and support with variable thickness (%X0): almost done.
- SIT & SET detailed support design: will be ready for September
- ETD detailed support design is available


BUT about *integration* ???

### Latest news:

ILD SOFTWARE and INTEGRATION WORKSHOP, July 6-8, 2010, DESY-Hamburg

- ✓ Its mounting system (very preliminary on Rout) and services, might limited its thickness, because: in the paths of the services.
- ✓ Segmentation of mechanical submodules to be studied





### **Nbre of layers:**

- √ Thickness: actually still 30 mm in CAD model (i.e.) 2 layers
- √ but in simulation 3 layers XUV
- ✓ Latest news of mechanical studies ( July 2010 ) : still considering 3 layers i.e. 45 mm total thickness,

Are 2 layers XY enough?


### **Definition of the SET:**

Still not in the <u>CAD model</u>.

+ its services have to share the same ways-out than ETD/Ecal/Ecal endcaps/TPC/ TPC support.... At least in case of AHCAL

Critical space between TPC and Calo actually 35 mm available, is it enough?

In <u>simulation</u> 2 layers with total thickness 30mm



### **Definition of the SET:**

Still not in the CAD model.

+ its services have to share the same ways-out than ETD/Ecal/Ecal endcaps/TPC/ TPC support.... At least in case of AHCAL Critical space between TPC and Calo actually 35 mm available, is it enough?


In <u>simulation</u> 2 layers with total thickness 30mm

# Questions concerning the SET

- Space needed between TPC and em calorimeter: to be studied in details. Presently needed: ~ 2.5 cm.
- Alignment vs SIT & TPC (pixel+laser based system)
- Fixation of SET:
  - Need a fixation point in the middle of the TPC and
  - ❖ Fixation at the TPC end plate edge? or


❖ Bicycle wheel on both sides of the TPC, independent of the TPC, that could also serve for the SIT support structure (under study by Torino) & alignment system.


fixed on TPC edge



Middle Ring fixed on middle of the TPC

Study on the SET performed by Paolo MEREU





Is it necessary to go up to cryostat?

<u>with SDHcal</u>: fixation on Hcal endplate (20 mm thick) with AHCAL

tension rods sharing the spaces with services in 2/3 ways out Fixed on structural skin of the "way out "2 cm thick SS?


- Neither in CAD model, nor in Simulation
- No decision made on the hanging system only conceptual
- FFA calculations?
- Placeholder?


# *Inner detectors (1) : support*

- •Support structure ; 1 mm of carbon ?
  - ✓ still no conclusion
  - ✓ not in simulation


But possible structure studied by D.Moya

- Material used for the composite: best results M55J
- Cylinder eight Layers 1,04 mm thickness
- Rings four Layers 0,52 mm thickness
- All the layout symmetric with respect to the central line
- A mechanical simulation of the inner most part support cylinder has been done with different layout. 0º/90º/45º/-45º seems to be the best for the cylinder.





➤ <u>SIT</u>: present design for simulation well advanced but structure/support/services?



Current design: Two layers, each made of 2 SSD and stereo (6 degrees)

SSD strips sensors (10.12x10.12cm²), 200µm thick, 50 µm R.O.pitch, active edge.

SiTR based FE readout on chip

Support structure following the SET model, thinner and space frame


#### Questions:

- ➤ Nb of layers: More than 2 layers (cf study by Korean team with 3 or 4 layers)
- time stamping (currently Si tracker -> bunch crossing stamping if more needed => additional layer (SIT?); dedicated FEE designed for CLIC
- including SIT into the vertex detector cryostat if any (see Snowmass 05!)

> FTD1/FTD2: same questions + do they have to be in the cryostat or at least a field cage

### Path of the cables:

first assumption, along the forward detectors, seems no more valid due to the congestion around the Ecal ring and the needed space for connections box => inner services in the gap barrel-endcap with first patch-panel close to /on the TPC endcap.




- To each petal will arrive:
  - 2 \*12 Volts cables AWG 15 (chips alimentation) to the DC-DC electronic plate
  - 4 AWG 15 high voltage cable (sensors polarization)
  - 2 fibers of 300 um diameter (control of the chips and signal of the sensors)


16 petals per FTD 6 AWG 15 per petals + 2 OF

# So per FTD:

- √96 AWG 15 (s=1.65mm² Cu)
- √ + 32 Optical fibres
- √ 158 mm² of Cu
- ✓ Placeholders 39x0.9 cm<sup>2</sup>

# *Inner detectors (4) : vertex*






FCPPD (from Y.Sugimoto)


CMOS(from J.Baudot)

The 2 designs are considered to be compatible for simulation in the inner part of the cryostat, But as **FPCCD** not pulse :

CO2 cooling foreseen, Titanium tube 2mm o.d. and 1.5mm i.d

+ junction box between the 2 first FTD





CMOS Cable type (outside the cryostat)

### Nominal voltage power transport

X At 1.8 V : current to transport in activity is ~400 A (otherwise ≤ 10 A)

X Requiring a voltage drop < 0.1 V  $\rightarrow$  section of conductor  $7 \frac{0.8 \text{ cm2}}{(1.00 \text{ cm})^2}$ 

X Power dissipated in conductors 40 W (with duty cycle 1/100 to 1/50)

→ Small compared to 700 W

Subdivided in 15 cables Scu=5.3 mm² (AWG10?)

Or 15

Cu 5 mm<sup>2</sup>: AWG10 type

AWG21

Technical solutions still to investigate:

- power supplies
- -cables with high rise time if no DC-DC converters

### **Control signals**

- X ~15 lines with ~15 Amps total per side
- X To limit voltage drop to 100 mV with copper cables
- → Cable copper section ~ 5mm2 in total?
- → equivalent to a weight load ~0.5 g/cm per side ???????

#### Data

- X optic fiber featuring 5 Gbits/s:
- → OPTION with instantaneous (during 1 ms) readout: data rate ~ 150 Gbits/s → 15 fbers per side
- $\rightarrow$  OPTION with delayed readout (during 200 ms): data rate ~ 750 Mbits/s  $\rightarrow$  1 fber per side


Eq to <u>85 mm<sup>2</sup></u> of Cu Eq to <u>1.9 kg</u> on each side of the beam pipe.

Placeholder size  $\approx 16x1.2 \text{ cm}^2$ 

### FPCCD Cable type (outside the cryostat)

#### **Electronics (3)**

- cryo to JB :
  - 16 lines/side (4 kinds of voltage x2 (return ground) x2 (two half shells)) of 8mm2 cables are enough *i.e.* 128 mm² of Cu between cryostat and Junction box (?)
- Material budget of optical fibers is not estimated yet
- •From JB to outside : 20 AWG14 (diameter=1.628mm, 2 mm²) cables/side equally distributed along the beam pipe. i.e. 40 mm² of cu , Dout(2wires)= 9 mm




### Cooling:

FPCCD VTX is cooled by 2-phase CO2 cooling system : 4 outlet cooling pipes – Outlet line (J.B. – outside IST): 4mm/3mm (or 2mm/1.5mm)

→ (5,5 x4 mm² of Cu)

Total from Junction box to outside inner part: 62 mm<sup>2</sup> Cu Placeholder (after JB: 9x1 cm<sup>2</sup>)




So, with actual data: about 5% of XO all along the beam pipe.

### That means also


- about 9 kg of material on each side
- a minimum gap between FTD supports and beam pipe of 2 cm for path of all the cables....

And SIT/FTD1&2 services not included...



**BUT:** in discussion with FTD group (Santander), in order to optimise the volume of cables: possible gain of factor 2 (serialisation & optimisation of section)

# *Inner detectors (6) : X0 along the beam pipe*



BUT (again):  $SIT = 6.9 \text{ m}^2 \text{ versus FTD (} \mu \text{strips)} = 4.8 \text{ m}^2$   $FTD \ 1\&2 = 0.67 \text{ m}^2 \text{ per side } \text{versus VTX} = 0.17 \text{ m}^2 \text{ per side}$ We need to gain more than factor 2!

Conductor (Cu >>> Al?)

+

Optimisation of the power distribution Study of the heating of the beam pipe

# Summary:

A lot of information= a lot has been done, but still a lot to be done

Inner part: obviously where integration data are crucial and needed for DBD

**Huge number of cables = size and position of patch panels** 

Begin to think "globally "in some case?

- > Alignment systems
- > Cooling
- Patch panel
- > Power distribution
- > ..