



# Status and plans for a highly granular SiW Ecal EUDET Module extension

Roman Pöschl  
LAL Orsay

French Korean Electronics workshop at SKKU May 2011

# (Future) Linear electron-positron accelerators




Linear collider is integral part of European Strategy beyond 2012

# Hadronic Decays of W and Z Bosons


## Boson Boson Scattering

What if no Higgs?

Manifestation of new physics  
Strong Electroweak Symmetry Breaking



## W, Z separation in the ILD Concept




Remember:  $M_Z - m_W \approx 10 \text{ GeV}$

- Need excellent jet energy resolution to separate W and Z bosons in their hadronic decays  
 $3\%/E_{\text{jet}} - 4\%/E_{\text{jet}}$
- Basic mean: Highly granular Calorimeters

# SiW Ecal - Basics

## The SiW Ecal in the ILD Detector



## Basic Requirements

- Extreme high granularity
- Compact and hermetic

## Basic Choices




- Tungsten as absorber material
  - $X_0=3.5\text{mm}$ ,  $R_M=9\text{mm}$ ,  $\lambda_l=96\text{mm}$
  - Narrow showers
  - Assures compact design
- Silicon as active material
  - Support compact design
  - Allows for pixelisation
  - Large signal/noise ratio

SiW Ecal designed as Particle Flow Calorimeter



# Technological Prototype

Technical solutions for the/a final detector



- Realistic dimensions
- Integrated Front End Electronics
- Small power consumption  
Power pulsed electronics
- Construction 2010 – 2012, Test beams ~2012



# Ecal detector layer - principle

A layer is composed of several **short ASUs**:


- A.S.U. : **A**ctive **S**ensors **U**nits

**Chip+PCB+SiWafer  
=ASU**


PCB  
is glued  
onto  
SiWafers



*Chip embedded*




Interconnection  
by ACF  
("Anisotropic Conductive Film")








# EUDET "legacy"



Alveolar structure to house layers (self supporting)



Silicon sensors





Front end electronics

## Thermal simulation with extreme power prediction

Extreme power pulsing on **ASU** => X 20 I

Initial total power for EUDET120 W => 143 W

Power on the longest SLAB : 8.2 W



EUDET temperature estimation with natural convection  
(test beam configuration)

EUDET module provided(s) infrastructure for development of cooling systems




## Status of the portable cooling station for EUDET life:

- Chiller and flow meter => ORDERED
- Important step : machining of heat pipe cooling system and water cooling system will begin after the final assembling of the alveolar structure (we need final dimension of the alveolar structure) => November 2010.
- Spring 2010 First test of heat pipe test (15 W design)
- November 2010 construction of both systems:  
Heat pipe  
Water cooling system for EUDET (143 W)




COOLING system for  
EUDET : march 2011

1<sup>st</sup> version



# Front End Electronics

- Requirements to Electronics
  - Large dynamic range ( $\sim 2500$  MIPS)
  - 64 Channels
  - Front End Electronics embedded
  - Autotrigger at  $\frac{1}{2}$  MIP
  - On chip zero suppression




## – Ultra Low Power ( $\ll 25\mu\text{W}/\text{ch}$ )


- $10^8$  Channels
- Compactness



ILC :  $25\mu\text{W}/\text{ch}$




FLC\_PHY3 18ch 10\*10mm  $5\text{mW}/\text{ch}$



ATLAS LAr FEB 128ch 400\*500mm  $1\text{W}/\text{ch}$



# SPIROC2 and FEV7




- FEE established designed and prototyped within EUDET
- Used SPIROC chip (AHCAL) for first version of Ecal ASU  
SPIROC: 30 channels  
500 MIPS dynamic range  
Chip for Ecal is SKROC  
**SKIROC: 64 Channels**  
**2500 MIPS dynamic range**  
At hand since autumn 2010
- Chip in package to validate principle of FEE design



# FEV7-COB: with SPIROC2 COB

- Front End Board using Chip-On-Board (spiroc2=208 pads)
- Nearly Identical to Chip-In-Package FEV7
  - Schematics identical
  - Same number of channels
  - Same pinout on Adapter Board/Slab Connector
- Except :
  - Pads connections to chip pins
  - Position of Wafer on the bottom side
  - Thickness: thinner to comply with H alveolar structure


**Next step towards FEE  
for Ecal established**



**Goal: Ecal board FEV8 with SKIROC chip**

# FEV N Issues

- FEV7 feature intolerable bending  
~3mm
- Industrial standard is 1% of diagonal (30cm for FEV7)
- Would lead to mechanical stress during assembly
- Alternative assembly may reduce bending by 50% (still intolerable)
- Dedicated effort to reduce initial bending by ~50%



Remedies?: Contact with industry

**Korean French collaboration within FKPPL**

Contacts within AIDA?

**Issue needs to be solved before before moving towards FEV8**

FEV8 is actual board for SiW Ecal



# PIN Diodes Silicon Sensors



Designed for ILC : **Low cost, 3000 m<sup>2</sup>** Minimized number of manufacturing steps

Target is 3 Euro/cm<sup>2</sup>

Now : 10 Euro/cm<sup>2</sup>

Somewhat reduced for mass order


## Known issues

### Dead space optimization

Guard-rings do not collect charges


Dead space to be reduced

## Use of floating guard-rings



### EUDET layout

*Prototype from Hamamatsu*



Hit map from physics prototype



- Discussions with CEA/LETI (november 09)
  - 8 inches wafers, 4 matrices, 700 um thick (yield)
  - ST microelectronics
- Visit to HPK  ; confirm and complement what learned from LETI
  - Will use 6 then 8 inches wafers
  - 4 matrices processed at the same time (yield improvement)
  - R&D on laser sawing
  - Optimized thickness (yield vs width of dead space)
  - Optimized call of offer
  - ILD = 400% of production capability of a year (solid state devices division)
- Firsts contacts with VTT, SINTEF, MICRON semicond.
- In touch with PERKIN ELMER US & EU : both integration and manufacturing
- Not forgetting our historical collaborators : FZU (ONSEmi), MSU, BARC, ...
- More discussions needed but a strategy is being build on “real” inputs from manufaturers


R. Cornat: LLR

→ Support by AIDA to purchase (several variants) of wafers

# Study of alternative Ecal technologies





**Composite Part with metallic inserts (15 mm thick)**



**Composite Part (2 mm thick)**

Alveolar structure applicable for alternative Ecal proposals  
"TNA"



EUDET Annual Meeting

## Coarse planning for SiW Ecal

- 2011: Completion of absorber structure and 1<sup>st</sup> version of cooling system
- 2011 - 2012: Test beams (“electrical”, cosmics, beams at DESY ) with small units
- 2011-2012: Continuous R&D on FEE  
FEV7/SPIROC → FEV8/SKIROC  
Risks: Hidden design bugs, mechanical issues of FEV
- 2011-2012: Continuous R&D for low cost R&D Si wafers  
Progressive purchase of wafers
- 2013: Test beam with ASUs in absorber structure (CERN preferred)  
Risks: Shutdown of test beam site(s)

# Backup



# Evolution of Task - JRA3 Ecal EUDET Module

## 2006

Conceptual Phase - Definition of Project Targets  
Detection of problems with Si-Wafer Guardrings and start of investigations for remedies

## 2007

Decision to go for 0.5x0.5 cm<sup>2</sup> Si-Wafers instead of 1x1 cm<sup>2</sup> Wafers  
Contacting and negotiations with manufacturers  
⇒ Wafers with dimensions of 9x9cm<sup>2</sup>  
Continuation of studies for building large alveolar Structures  
Dimensions depend on wafer dimensions and constraints of challenging Very Front End Electronics

## 2008

Decision to go for a demonstrator to allow for validation of mechanical concept  
Milestone: Design of Moulds and Alveolar Structures finished (EUDET-Memo-2008-07)  
Milestone: TDR of SiW Ecal EUDET Module - Details of design fixed (EUDET-Memo-2008-11)  
Delivery and Examination of 30 Si-Wafers (Hamamatsu)

## 2009

Demonstrator built and start of thermal studies  
Demonstrator is to be taken as EUDET Deliverable!!!!  
[Ordering of pieces for 'real' EUDET module in autumn 2009](#)  
Next steps depend on progress of VFE  
Advancing the VFE has top priority




## 2010-2011

Towards the EUDET Module ?

*French-Korean Electronics Workshop 2011*

# EUDET Prototype

- **Logical continuation** to the physical prototype study which validated the main concepts : alveolar structure , slabs, gluing of wafers, integration
- Techno. Proto : study and validation of most of **technological solutions** wich could be used for the final detector (moulding process, cooling system, wide size structures,...)
- Taking into account **industrialization aspect** of process
- First **cost** estimation of one module





- **3 structures : 24 X<sub>0</sub>**  
(10×1,4mm + 10×2,8mm + 10×4,2mm)
- **sizes : 380×380×200 mm<sup>3</sup>**
- **Thickness of slabs : 8.3 mm**  
(W=1,4mm)
- **VFE outside detector**
- **Number of channels : 9720 (10×10 mm<sup>2</sup>)**
- **Weight : ~ 200 Kg**


- **1 structure : ~ 23 X<sub>0</sub>**  
(20×2,1mm + 9×4,2mm)
- **sizes : 1560×545×186 mm<sup>3</sup>**
- **Thickness of slabs : 6 mm**  
(W=2,1mm)
- **VFE inside detector**
- **Number of channels : 45360 (5×5 mm<sup>2</sup>)**
- **Weight : ~ 700 Kg**

n Electro

# EUDET Module - Design



FEV board  
Thickness ~1.1mm




- ⇒ Gaps (slab integration) : 500  $\mu\text{m}$
- ⇒ Heat Shield: **400  $\mu\text{m}$  ?** Validation with the **demonstrateur**
- ⇒ PCB : ~~800  $\mu\text{m}$~~  **~1200  $\mu\text{m}$**
- ⇒ Thickness of Glue : 100  $\mu\text{m}$
- ⇒ Thickness of SiWafer : 325  $\mu\text{m}$
- ⇒ Kapton<sup>®</sup> film HV : **100  $\mu\text{m}$  ?**
- ⇒ Thickness of W : 2100/4200  $\mu\text{m}$  ( $\pm 80 \mu\text{m}$ )



# ECAL module – parts of Mould

- ⇒ Validation & Thermal tests : **Feb 2011**
- ⇒ Alveolar structure : **March 2011**

**Alveolar layer production :**  
**15/15** structures are been moulded  
The production of one layer is now stopped because we waiting the FBG.  
The reception of the FBG is expected this week




All the cores and layers are assembled for the thermal test



**Joints production :**  
**180/180** joints ready  
Design and construction of 2 moulds according to lower and upper parts



All PVC parts for pre-compacting are completed




# ECAL module – Studies

⇒ what remains to be done: Design of transport system *Jun 2011*

We study a system for transporting the ECAL module.

This system provides the structure against mechanical stress during all displacement.

This system can be completely removed for beams tests.




Frohin

13

Preparing EUDET Module for testbeams




# The ROC Chips




## SPIROC

Analog HCAL  
(SiPM)  
36 ch. 32mm<sup>2</sup>  
June 07



## HARDROC


Digital HCAL  
(RPC,  $\mu$ egas or GEMs)  
128 ch. 16Mm<sup>2</sup>  
Available since beginning ~2009



## SKIROC

**ECAL(Si PIN diode)**  
64 ch. 20mm<sup>2</sup>  
**October 2010**

- EUDET prototypes: large scale prototypes
- Financial support by EU (06-09)
- ECAL, AHCAL, SDHCAL




**SKIROC most complicated chips but very similar to SPIROC**

→ Verification/Development of Ecal FEE Design with SPIROC2 chip

*French Korean Electronics Workshop 2011*

# Parties Involved


**6 Laboratories** are sharing out tasks in according to preferences and localization:





# Power Pulsing


Main tool to control power budget of LC calorimeters



- Electronics switched on during 1ms of ILC bunch train and data acquisition  
Time constraints even more severe for CLIC
- Bias currents shutdown between bunch trains

# FEV N Issues

- FEV7 feature intolerable bending  
~3mm
- Industrial standard is 1% of diagonal (30cm for FEV7)
- Would lead to mechanical stress to wafers during assembly
- Alternative assembly may reduce bending by 50% (still intolerable)
- Dedicated effort to reduce initial bending by ~50%




Remedies?: Contact with industry  
Collaboration with corean groups  
Contacts within AIDA?

**Issue needs to be solved before before moving towards FEV8**

FEV8 is actual board for SiW Ecal

# Assembly of Demonstrator




- **Detector module realised** (from mechanical point of view)
  - **Demonstrator subject to a thermal test**
- French Korean Electronics Workshop 2011*




# Thermal Test

To study thermal behaviour of detector module



Inserted Thermal Layer




Ambient Temperature	22		
Alveolar Slot	Left	Middle	Right
External		23.5	
Upper	24.8	24.8	24.6
Lower	25	30.7	25.2
Bottom	25.1	25.2	25.1

- Detector Module realised from mechanical point of view
- Thermal test important for DBD

# Assembly Tools - Handling of fragile layers

## Handling by vacuum lifter



Line of ASU

Vacuum Lifter



Positioning of Vacuum Lifter on ASU Line



Vacuum Lifter


Line of ASU

**(Careful) handling of ASU Line established**

- Detector Assembly needs more tools and an assembly hall


# LAL allocated facilities for Ecal

**Hall present state**\_(hall 051:47m2 and hall 051+ hall 059:64m2)





# R&D for Silicon Wafers

Square Pattern in Wafer Response



Segmented Guardring




Xtalk Continuous Guardring <-> Pixel

Attenuation of Xtalk

## Beyond the Physics Prototype


Wafers with smaller pixels



5x5 mm<sup>2</sup> pixels  
~optimal "ILD width"

Thickness: 325 μm


Characterisation



Breakdown at ~500 V



# First SLAB prototype (01/07/09)



# Conclusion and outlook- Towards the EUDET Module

- Construction of alveolar structure for 'real' EUDET Module proceeds well
- Infrastructure for detector assembly about to be established  
Assembly hall with cosmics test bench at LAL
- Focus of getting the VFE accomplished
- “Shipping” signals out  
Interface to the DAQ is addressed
- Results with first ASU expected in the coming months  
Depends on development of DAQ interface
- (Crucial) Step from ensemble FEV7/SPIROC → FEV8/SKRIOC to be realised
- Cost for Silicon wafers is an issue (well beyond EUDET matters)
- Beam tests with EUDET Module (foreseen within AIDA)