

# KLauS2v0

## Characterization Measurements

Markus Dorn, Tobias Harion, Michael Kolpin,  
Hans-Christian Schultz-Coulon, Wei Shen, Gvidas Sidlauskas

Kirchhoff-Institut für Physik, Universität Heidelberg

15. September 2011

## Overview

Design Features  
Power Reduction

## Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger  
Efficiency  
Power Gating

## SiPM

measurements

## Conclusion

## Content:

- KLauS Version 2.0 Overview
  - Design Features
  - Power Reduction Scheme
  - Channel Description
- Characterization Measurements
  - DAC Linearity
  - Dynamic Range
  - Trigger Jitter
  - Trigger Efficiency
  - Power Gating
- SiPM Measurements
- Conclusion

Dorn, Harion,  
Kolpin,  
Schultz-Coulon,  
Shen, Sidlauskas

Overview

Design Features  
Power Reduction

Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger  
Efficiency  
Power Gating

SiPM  
measurements

Conclusion

# KLauS2v0

# KLauS - Kanäle zur Ladungsauslese von SiPMs

## Overview

Design Features  
Power Reduction


## Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger Efficiency  
Power Gating


## SiPM

measurements

## Conclusion



KLauS1v0



KLauS2v0

KLauS is a silicon photomultiplier readout chip specifically designed for calorimetry applications.

# Features of KLauS2v0

## Overview

### Design Features

Power Reduction

## Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger  
Efficiency  
Power Gating

## SiPM

### measurements

## Conclusion

### KLauS1v0 features

---

4 channels

Power gating not supported

10 mW/channel

Dynamic range 150 pC

Signal to noise ration  $> 10$

SiPM bias tunable

AMS CMOS 0.35  $\mu\text{m}$

### KLauS2v0 features

---

12 channels

Power gating supported

Decreased power consumption

Increased dynamic range

Signal to noise ration  $> 10$

SiPM bias tunable

SiGe 0.35  $\mu\text{m}$

Reduced digital noise

# Power Reduction Scheme

## Overview

### Design Features

#### Power Reduction

## Characterization

### DAC Linearity

### Dynamic Range

### Trigger Jitter


### Trigger Efficiency

### Power Gating

## SiPM

### measurements

## Conclusion




Channel diagram of KLauS1v0

Analog chain: preamplifier + 2 shaping stages

Power gating not possible

# Power Reduction Scheme



Channel diagram of KLauS2v0

Analog chain: passive integration + DC stabilization + active filter

Modified current conveyor supports power gating

Overview

Design Features  
Power Reduction

Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger  
Efficiency  
Power Gating

SiPM  
measurements

Conclusion

# Characterization Measurements



# Test Board and Setup

Dorn, Harion,  
Kolpin,  
Schultz-Coulon,  
Shen, Sidlauskas

## Overview

Design Features  
Power Reduction


## Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger Efficiency  
Power Gating

## SiPM

measurements

## Conclusion



SiPM and charge injection measurements possible

# Test Board and Setup

Dorn, Harion,  
Kolpin,  
Schultz-Coulon,  
Shen, Sidlauskas

Overview

Design Features  
Power Reduction


Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger Efficiency  
Power Gating

SiPM

measurements

Conclusion



SiPM and charge injection measurements possible

# Performed Measurements

Input Bias Tuning

→ DAC Linearity

Dynamic Range

→ Analog Output Linearity

High Precision Timing


→ Trigger Jitter and Charge Noise

Low Power Consumption

→ Power Gating

# DAC Linearity

## Setup:



# DAC Linearity

## Overview

Design Features  
Power Reduction

## Characterization



### DAC Linearity

Dynamic Range  
Trigger Jitter  
Trigger  
Efficiency  
Power Gating

## SiPM

measurements


## Conclusion



Linear range of voltage output  $> 1.8\text{ V}$ .

Periodic deviations caused by mismatch in the current mirrors of the DAC

# Dynamic Range



Charge signals from 40 fC to 220 pC are generated

Measurements with different shaping times and DAC values

## Overview

Design Features  
Power Reduction

## Characterization





DAC Linearity  
**Dynamic Range**  
Trigger Jitter  
Trigger  
Efficiency  
Power Gating

## SiPM

measurements

## Conclusion

## Dynamic Range

Shaping time 50 ns  
DAC setting: 0Shaping time 100 ns  
DAC setting: 0

## Overview

Design Features  
Power Reduction

## Characterization





DAC Linearity  
**Dynamic Range**  
Trigger Jitter  
Trigger  
Efficiency  
Power Gating

## SiPM

measurements

## Conclusion

## Dynamic Range

Shaping time 50 ns  
DAC setting: 255Shaping time 100 ns  
DAC setting: 255

Maximum INL value &lt; 2.1 % for 100 ns shaping time.





# Trigger Jitter

## Overview

Design Features  
Power Reduction

## Characterization


DAC Linearity  
Dynamic Range

### Trigger Jitter


Trigger  
Efficiency  
Power Gating

SiPM  
measurements

## Conclusion



# Trigger Efficiency



Trigger efficiency and charge noise have been determined for trigger thresholds corresponding to 6,7,8 and 9 fired pixels.

## Overview

Design Features  
Power Reduction

## Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter**Trigger  
Efficiency**


Power Gating

## SiPM

measurements

## Conclusion

## Trigger Efficiency



# Trigger Efficiency

Dorn, Harion,  
Kolpin,  
Schultz-Coulon,  
Shen, Sidlauskas

## Overview

Design Features  
Power Reduction

## Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter


## Trigger Efficiency

Power Gating

## SiPM

measurements

## Conclusion



# Trigger Efficiency

Dorn, Harion,  
Kolpin,  
Schultz-Coulon,  
Shen, Sidlauskas

## Overview

Design Features  
Power Reduction

## Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter


## Trigger Efficiency

Power Gating

## SiPM

measurements

## Conclusion



Maximum charge noise : 18 fC

# Power Gating

## Overview

Design Features  
Power Reduction

## Characterization


DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger  
Efficiency

## Power Gating

## SiPM

measurements

## Conclusion



Power consumption reduced from  $\approx 2.5 \text{ mW/channel}$  to  $< 25 \mu\text{W/channel}$

# Power Gating

Influence of the power gating on SiPM bias has to be small

## Overview

Design Features  
Power Reduction

## Characterization


DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger Efficiency

## Power Gating

## SiPM

measurements

## Conclusion



Observed bias variation less than 20 mV over the whole DAC range



Overview

Design Features  
Power Reduction

Characterization


DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger  
Efficiency  
Power Gating

**SiPM  
measurements**

Conclusion

# SiPM Measurements

## Recorded Single Photon Spectra



MPPC 25 um pitch at nominal voltage

# Recorded Single Photon Spectra

## Overview


Design Features  
Power Reduction

## Characterization

DAC Linearity  
Dynamic Range  
Trigger Jitter  
Trigger Efficiency  
Power Gating


## SiPM measurements

## Conclusion



MPPC 50 um pitch at nominal voltage

## Recorded Single Photon Spectra



CPTA SiPM at low overvoltage

- KLauS2v0 has been built with additional features
- Characterization measurements were successful
  - Bias DAC linear in a range of 1.8 V
  - Dynamic range of 220 pC under all conditions
  - Trigger jitter  $< 60$  ps for MIP signals
  - Charge noise  $< 18$  fC
  - Power consumption  $< 2.5$  mW/channel
  - Power gating functional
- Measurements with different SiPM types successful

## Outlook:

- Further characterization of the power gating functionality
- Ready for integration into SPIROC.