



# Status of the AHCAL engineering prototype

Mathias Reinecke, Mark Terwort  
CALICE collaboration meeting  
Heidelberg, September 15<sup>th</sup>, 2011




- ◆ Tiles
- ◆ First SPIROC2b tests
- ◆ New HBU
- ◆ DAQ
- ◆ Summary and outlook

# Tiles



- ◆ Signal sampled by **scintillating tiles**
  - $3 \times 3 \times 0.3 \text{ cm}^3$ , 2592 tiles per layer
- ◆ First version of HBU/tiles:
  - ◆ Gain/Noise  $\sim 4$
  - ◆ MIP/Noise  $\sim 30$  (in high gain mode, 2 GeV electrons)
- ◆ No large sample of tiles available at DESY (only  $\sim 20$  from last year)
- ◆  $\sim 800$  at ITEP,  $\sim 400$  tested
  - $\sim 3$  weeks to test all
  - Selection (groups of same bias voltage and set of other criteria)
  - $\sim 600$  new tiles to be sent to DESY end of September

→ Equip 4 new HBU2s







# Selection of new tiles



- ◆ ITEP proposed **selection criteria for new tiles**
  - HV such that we have 13 pixels for Sr90 signals
  - Gain larger than 450000 for 140ns gate, >400000 for 100ns gate (~50ns shaping)
  - Noise at 0.4 MIP smaller than 500Hz → <100Hz at 0.5 MIP
  - Cross talk less than 20%
  - Number of pixels at maximum light >700


Plots shown by Misha at last meeting





## Wuppertal solution:

- ◆ Light directly coupled into tile by **1 integrated LED per channel**
- ◆ Light output equalization via C1 - C3
- ◆ New design implemented in new HBU2 and will be tested extensively by new Master student



## Prague solution:


- ◆ Light coupled into tile by **notched fiber**
- ◆ Mechanical integration difficult
  - First tests in multi HBU2 setup end of the year at DESY
- ◆ See talk from Ivo

## Specific chip for SiPM readout:

- ◆ Input DAC for channel-wise bias adjustment (**36 channels**)

## Designed for ILC operation:



- ◆ **Power pulsing** → 25μW/ch
- ◆ **Dual-gain** setup per channel
  - high gain/low gain ~ 10
  - 25fF – 1575fF per channel
- ◆ **Auto-trigger** and **auto-gain** mode
- ◆ Time stamp (12-bit TDC)



Although SPIROC3 is in the pipeline we will most probably use SPIROC2b for first tests with multi-HBU setups and testbeam!

Placement of components in PCB cutouts  
→ 500μm/layer  
→ 50mm in total!



# SPIROC2b – First tests



- ◆ SPIROC2b integrated in old HBU for first tests
- ◆ First measurements on linearity, preamplifier gains, auto trigger and TDC in old HBU
- ◆ We see first signals in HBU2!


→ Slow control programming, data taking with external trigger and readout works

# SPIROC2b – Time measurements



- ◆ T3B measured radial development of shower in time in one row of last layer
  - Repeat measurement with full layer or even multiple layers
- ◆ SPIROC2b measures time in auto-trigger mode relative to bunch clock
  - **2 ramps** to reduce deadtime due to ramp reset
  - ILC mode = **200ns ramp**, testbeam mode = **5 $\mu$ s ramp** (less dead time)
  - Investigate time resolution to optimize ramp slopes (and lengths)

# SPIROC2b – TDC (ILC mode)





Multiplexer, not ramp reset

- ◆ First tests of TDC ramps in SPIROC2b show promising results
- ◆ Resolution in ILC mode:  $\sim 250-350\text{ps}$  (dominated by linearity)
- ◆ The 2 ramps have different slopes/heights in ILC mode
- ◆ A few aspects will change in SPIROC3 (see Frederics talk)





# SPIROC2b – TDC (ILC mode)



- ◆ No correlations visible between ADC and TDC measurements
- ◆ Resolution in ILC mode limited by linearity ( $\sim 1\text{ns}$ )
  - Linear fit reveals clear structure
  - Fit of 2 linear functions improves resolution ( $\sim 300\text{ps}$ )
  - What is the most reasonable measurement/fit strategy?

# SPIROC2b – TDC (testbeam mode)




- ◆ Multiplexer deadtime very small in testbeam mode (longer ramp)
- ◆ Resolution in testbeam mode:  $\sim 3\text{ns}$
- ◆ Very small (no?) differences for the two ramps in testbeam mode
- ◆ Resolution of  $\sim 1\text{ns}$  possible by optimizing ramp slopes (and dynamic range)  
→ Tests with  $1.25\mu\text{s}$  ramp promising

# New HCAL Base Units (HBU2)




- ◆ 4 prototypes of **new HBU** in DESY lab
- ◆ 1 HBU2 connected to DAQ modules for first tests  
→ so far **fully functioning!**
- ◆ **No new tiles yet!**
- ◆ Plan is to have 6-8 HBU2s at end of year  
→ New SiPM production at ITEP to be started
- ◆ As soon as 1 HBU2 is fully working/equipped with tiles, we can go to **DESY testbeam**



# Data acquisition

- ◆ All components working at DESY
- ◆ 2 options:
  - ◆ Labview based DAQ for SPIROC2b tests and single HBU testbeam (finished)
  - ◆ XDAQ for full detector operation
    - to be started
- ◆ Currently 3 DIFs from NIU
  - Duplicate setups for more students, for Wuppertal, testbeam etc.



- ◆ HBU2 under test at DESY, so far fully functioning!
- ◆ First SPIROC2b tests in (old and new) HBU environment
  - ◆ Channel-wise preamplifier gain setup works
  - ◆ TDC measurements show promising results, both in ILC and testbeam mode
  - ◆ First successful data taking in HBU2 environment
- ◆ Tiles to be sent to DESY soon


## **To do**

- ◆ System tests of calibration system
- ◆ Plenty of SPIROC2b tests in HBU2 environment
- ◆ Continuing tests of power pulsing (see Peters talk)
- ◆ Assembly of multi-HBU2 setup (~6 HBU2s at end of the year?)
- ◆ DAQ development
- ◆ etc. etc.

# The engineering AHCAL prototype




Development of scalable LC detector based on successful experience with physics prototype



Octagonal shape, 16 equivalent wedges, segmented in two along z


PCB with 4 SPIROCs, 144 scintillator tiles, SiPM readout




## Challenges:

- ◆ No spacer between layers
- ◆ Minimize dead material between wedges
- ◆ Minimize gap between barrel and endcap

→ Integrated readout electronics



# Power pulsing








# Autotrigger performance






- ◆ **Autotrigger**: mode of ILC operation
- ◆ Compare fast shaped signal with predefined (10 bit) DAC threshold
- ◆ Set threshold to minimize noise hits and maximize MIP efficiency



# Autogain performance - Linearity






- ◆ **Autogain**: automatically switch between high gain and low gain mode
- ◆ Compare signal with predefined (10 bit) DAC threshold
- ◆ **Good linearity**, but still slightly depends on:
  - ◆ Amplitude
  - ◆ Distance to threshold




# Autogain performance - Thresholds



- ◆ **Autogain**: automatically switch between high gain and low gain mode
- ◆ Compare signal with predefined (10 bit) DAC threshold
- ◆ Similar performance as for autotrigger



# Data acquisition



# DAQ data rates

