


ROC chip status

S. Callier, S. Conforti, L. Raux, F. Dulucq, C. de La Taille, G. Martin-Chassard, N. Seguin-Moreau

■ HARDROC3

- First of the "3rd generation ROC chip" to be submitted 
 - **independent channels**, one register/channel, I2C link for SC parameters(@IPNL), triple voting, circular memory, temperature sensor
 - Digital part finished in July 2012
 - Analog part: No major modifications in the analog part. Extension of the dynamic range to set $V_{th0}=100fC$ $V_{th1}=5pC$ and $V_{th2} > 15 pC$
 - HR3 won't be pin to pin compatible with HR2 and packaged in TQFP208 instead of TQFP 160 (same size and thickness)
- ⇒ New 1 m2 RPC chamber to be built to test HR3 at the system level
- Die size $\sim 30 \text{ mm}^2$
 - Chip design in its final stage. Submission in November 2013 => reception in March 2013. Aida report to be delivered in August 2013


■ SPIROC3/SKIROC3:

- **More complex chips (internal SCA, ADC, TDC):** many parts still to be tested on test bench and at the system level
- Hardroc3 test feedback necessary before submitting Spiroc3/skiroc3


Spiroc2c: before submitting SPIROC3. Pin to pin compatible with spiroc2b so measurements can be performed at the system level using the existing HBUs

- Spiroc2c received in June 2012 and under test
- **New input preamp** (NMOS transistor instead of PMOS):
 - **pedestal shift problem in spiroc2b : CORRECTED in spiroc2c**
 - **Rate dependency in 2b: CORRECTED in 2c**
 - **Coupling HG/LG: CORRECTED in spiroc2c**
 - LG and HG preamp gain **can be changed independently in 2c**
 - HG: $C_{in}=20\text{pF}$, $C_f = 6.25 \text{ fF} \times (1 \text{ to } 255)$
 - LG: $C_{in}=2\text{pF}$, $C_f= 6.25 \text{ fF} \times (1 \text{ to } 255)$
- **“zero” events** pb in 2b: **CORRECTED in 2c**
- **4-bit Channel wise threshold** tuning: difficult in 2b as the tuning of one channel depends on the others. **CORRECTED in 2c**
- **New TDC** to decrease deadtime: **done**
- **New Delay box**
- Input 8-bit DAC: layout redone to improve the slope uniformity: **no difference...**

PA_HG=bit100 x 6.25fF= 625fF => $G=20\text{pF}/625\text{fF}= 32 \Rightarrow$ dyn range up to 100 pe-
 PA_LG=bit200x6.25 fF=1.25pF => $G=2\text{pF}/1.25\text{pF}= 1.6 \Rightarrow$ dyn range up to 1500 pe-




HG SSh: $V_{\text{max}} = 14.65 \text{ mV/pe}$ (1pe=160 fC) RMS noise = 1.2mV => **SNR ~ 12**





**FS: 50% trigger efficiency of ch0 for various injected charge.
 Noise=5 fC ; 5σ noise= 25 fC**

FS@ 10 pe injected



SPIROC2C: FS Uniformity and Cf correction *Omega*



Acquisition using the autotrigger mode


Injection through 100pF, **1 pe-** (1.6V@60dB), HG Ssh @ 50ns

Cf=200fF (32x 6.25fF => G=100) for all the channels,

Vth=230 (=0.5 pe-)

tdc OFF


Max= 576 Min= 536 $\langle \rangle$ = 552 ADCU
 σ =5.9 ADCU



Pedestal~ 450 ADC Units

tdc ON


Max= 584 Min= 469 $\langle \rangle$ = 552 ADCU
 σ =10 ADC U




TDC => digital coupling in spiroc2c through the substrate (NMOS preamp connected to gnd)
There is no digital coupling in spiroc2b (PMOS transistor connected to vdd)

Injection through 100pF, **2 and 3 pe-**, $C_f=200\text{fF}$ ($G=32$) for all the channels, $\text{ssh}@50\text{ns}$
 $V_{\text{th}}=260$ ($\sim 1\text{pe-}$)

HG ssh, tdc OFF



HG ssh, tdc ON



TDC coupling in Spiroc2c doesn't prevent to distinguish 2 and 3 pe-

- HARDROC3: submission in November 2012
- Spiroc2c:
 - Spiroc2b “bugs” corrected
 - Very good performance of Spiroc2c when the TDC is OFF
 - BUT DIGITAL COUPLING through the substrate which prevents to set the threshold $< 1pe$.
 - Anyway it would be interesting to equip HBUs with spiroc2c and check the performance in TB conditions
 - Many measurements to be done on testbench


BACK UP Slides



3Gen ROC chips: common features



- Slow control parameters:
 - Backward compatibility with 2Gen ROC chips slow control
 - Use of classical shift register slow control
 - Embedded I2C
 - 7-bit address + 1 general call address (127 chips can be addressed)
 - Access port doubled
 - Bidirectional data line with open collector (Driver will be the same as Dout)
 - Read back capability of SC bits (non destructive)



- Write frame:



- Read frame:



3Gen ROC chips: common features

- Extra pin needed for I2C / SC:

HARDROC 2		HARDROC 3	
ShiftReg_In	1	ShiftReg_In	1
ShiftReg_Out	1	ShiftReg_Out	1
ShiftReg_Clk	1	ShiftReg_Clk	1
ShiftReg_Rst	1	ShiftReg_Rst	1
		ShiftReg_Loadb	1
		ShiftReg_ReadBack	1
		Error_Triple_Voting	1
		7-bit I2C @	7
		2 x (SCL / SDA)	4
		Select_I2C_Port	1
		Clk_I2C_SR	1
		Rstb_I2C	1
		Select_I2C_SR	1
Total	4	Total	4+18


Standard SC


SC with triple voting

I2C

Selection I2C or std SC


Same pinout as Spiroc2b





C1	DSQ/AC1M	C2	DSQ/DC1M
20.0 mV/div		2.00 V/div	
-6.20 mV		-4.080 V ofst	
↓ 39.27 mV		↓ 95 mV	
↑ -170 μV		↑ 99 mV	

Timebase	-180 ns	Trigger	Ext/10 DC
50.0 ns/div		Stop	830 mV
2.50 kS	5.0 GS/s	Edge	Positive
X1= 52.6 ns	ΔX= -26.0 ns		
X2= 26.6 ns	1/ΔX= -38.5 MHz		



C1	DSQ/AC1M	C2	DSQ/DC1M
50.0 mV/div		2.00 V/div	
-15.5 mV		-4.080 V ofst	
↓ 105.9 mV		↓ 6 mV	
↑ -900 μV		↑ -34 mV	
Δy -106.8 mV		Δy -40 mV	


Timebase	-180 ns	Trigger	Ext/10 DC
50.0 ns/div		Stop	830 mV
2.50 kS	5.0 GS/s	Edge	Positive
X1= 52.6 ns	ΔX= -26.0 ns		
X2= 26.6 ns	1/ΔX= -38.5 MHz		

« Pedestal shift » due to coupling on Vdda_pa on spiroc2b

Spiroc2c: Injection of 10, 100, 300 and 1000pe⁻ in ch0 and measurement of the charge (HG) seen on the neighbours (all preamp on but all discris masked except of ch<0>):


	10pe-	100pe-	300pe-	1000pe-
Ch<0>	950 UADC	3500	3500	3500
Ch<1>	470	470	450	450
Ch<2>	470	460	440	440
Ch<3>	460	463	446	446
Ch<20>	460	457	450	450
Ch<35>	455	457	455	455

When discris of the other channels are ON => we measure Xtk in the neighbours



C2	DSQ/DC1M	F1	<C1>
2.00 V/div	5.00 mV/div		
-4.080 V ofst	20.0 ns/div		
	1.000 k#		
↓ 1 mV	↓ 155.1 μV		
↑ 129 mV	↑ 3.5086 mV		
Δy 127 mV	Δy 3.3536 mV		



Timebase	0.0 ns	Trigger	C2/DC
	20.0 ns/div	Normal	1.02 V
1.00 kS	5.0 GS/s	Edge	Negative
X1=	-97.4 ns	ΔX=	40.4 ns
X2=	-57.0 ns	1/ΔX=	24.8 MHz





C2	DSQ/DC1M	F1	<C1>
2.00 V/div	5.00 mV/div		
-4.080 V ofst	20.0 ns/div		
	1.000 k#		
↓ -45 mV	↓ 97.4 μV		
↑ 60 mV	↑ 8.8575 mV		
Δy 105 mV	Δy 8.7601 mV		

Timebase	0.0 ns	Trigger	C2/DC
	20.0 ns/div	Normal	1.02 V
1.00 kS	5.0 GS/s	Edge	Negative
X1=	-98.4 ns	ΔX=	47.6 ns
X2=	-50.8 ns	1/ΔX=	21.01 MHz



- Modifications of the TDC
 - To decrease dead time during transition => alternation of a rising and a falling ramp implemented
 - Conservative modification
 - a new TDC has to be re-designed in SPIROC 3




- Deadtime reduce with the tdc integrated in spiroc2c





SPIROC 2c: Zero event bug



- “zero event” occurs randomly
- **Problem solved in SPIROC 2c**
- No major change in the digital part D-flip-flop, a gate on ADC discr and delays on control signals



SPIROC2C: New Delay box



SPIROC2C: HG SSh linearity using the acquisition mode *mega*

