

CMOS Pixel Sensors for High Precision Vertexing : Recent Progress and Emerging Perspectives

M. Winter (PICSEL & ALICE teams of IPHC-Strasbourg)

- Sensor design : contrib. from Y.Degerli (AIDA/Saclay) -

LCWS-13, Tokyo Univ., 12th Nov. 2013


Outline

- *VXD concept based on CMOS Pixel Sensors (CPS)*
- *Status of CPS development for running at $\sqrt{s} \lesssim 500$ GeV (0.35 μm process)*
- *Improvements coming from 0.18 μm CMOS process*
 - ↪ *fast CMOS sensor (AROM) with μs level timestamping*
- *First test results of 0.18 μm CPS*
 - ↪ *perspectives of single bunch tagging possibility*
- *Summary*

CMOS Pixel Sensors for the ILD-VXD


- **Two types of CMOS Pixel Sensors :**

- ✱ **Inner layers** ($\lesssim 300 \text{ cm}^2$) : priority to read-out speed & spatial resolution
 - ↳ small/stretched pixels ($16 \times 16 / 80 \mu\text{m}^2$) with binary charge encoding
 - ↳ $t_{r.o.} \sim 50 / 10 \mu\text{s}$; $\sigma_{sp} \lesssim 3 / 6 \mu\text{m}$
- ✱ **Outer layers** ($\sim 3000 \text{ cm}^2$) : priority to power consumption and good resolution
 - ↳ large pixels ($35 \times 35 \mu\text{m}^2$) with 3-4 bits charge encoding
 - ↳ $t_{r.o.} \sim 100 \mu\text{s}$; $\sigma_{sp} \lesssim 4 \mu\text{m}$
- ✱ Total VXD instantaneous/average power $< 600/12 \text{ W}$ ($0.18 \mu\text{m}$ process)




- **2-sided ladder concept for inner layer : PLUME coll.**

- ✱ Square pixels ($16 \times 16 \mu\text{m}^2$) on internal ladder face ($\sigma_{sp} < 3 \mu\text{m}$)
- & Elongated pixels ($16 \times 64/80 \mu\text{m}^2$) on external ladder face ($t_{r.o.} \sim 10 \mu\text{s}$)



- **Final "500 GeV" CPS prototypes : fab. in Winter 2011/12**


- ✱ **MIMOSA-30:** inner layer prototype with 2-sided read-out
 - ▷ ▷ ▷
 - ↳ one side : 256 pixels ($16 \times 16 \mu\text{m}^2$)
 - ↳ other side : 64 pixels ($16 \times 64 \mu\text{m}^2$)
- ✱ **MIMOSA-31:** outer layer prototype
 - ▷ ▷ ▷
 - ↳ 48 col. of 64 pixels ($35 \times 35 \mu\text{m}^2$) ended with 4-bit ADC
- ✱ prototypes were still fabricated in $0.35 \mu\text{m}$ CMOS process (cost saving)



CMOS Pixel Sensors: Present Status

- ESTABLISHED ARCHITECTURE :


- CMOS process : $0.35 \mu m$, 2-well, 4 ML, $15/20 \mu m$ & $\sim 1 \text{ k}\Omega \cdot \text{cm}$ EPI
- in-pixel CDS
- end-of column discri. (binary encoding)
- single-row rolling shutter read-out
- sparse data scan on chip periphery
- $18.4/20.7 \mu m$ pitch $\Rightarrow \gtrsim 3.3.5 \mu m$ resolution
- used in EUDET BT ($115 \mu s$) & STAR-PXL ($190 \mu s$)
 - ▷ **recent step:** Commissioning of 3/10 STAR-PXL completed at RHIC with pp & ArAr collisions in May-June 2013



STAR-PXL-3SECT INSERTION
PP & ARAR RUN IN MAY-JUNE '13

- NEW PROCESS UNDER STUDY SINCE 2011/12 :

- CMOS process : $0.18 \mu m$, 4-well, 6 ML, $15/40 \mu m$ & $\sim 1-6 \text{ k}\Omega \cdot \text{cm}$ EPI
- allows in-pixel discrimination \Rightarrow faster read-out & reduced power, etc.
- development driven by ALICE-ITS upgrade & CBM-MVD/FAIR ($\sim 20 \mu s$)
 - ▷ **recent step:** Assessment of CMOS proces detection performances & validation of rolling-shutter read-out completed in 2013



ALICE-ITS UPGRADE
FOR LHC/PHASE-1

Acceleration of Frame Read-Out

- Motivations for faster read-out:

- ✧ robustness w.r.t. predicted 500 GeV BG rate (keep inner radius small, ...)
- ✧ standalone inner tracking capability (e.g. soft tracks)
- ✧ compatibility with high-energy running: expected beam BG at $\sqrt{s} \gtrsim 1 \text{ TeV} \simeq 3\text{--}5 \times \text{BG} (500 \text{ GeV})$

- How to accelerate the elongated pixel read-out

- ✧ elongated pixel dimensions allow for in-pixel discri. $\Rightarrow \geq 2$ faster r.o.
- ✧ read out simultaneously 2 or 4 rows $\Rightarrow 2\text{--}4$ faster r.o./side
- ✧ subdivide pixel area in 4-8 sub-arrays read out in // $\Rightarrow 2\text{--}4$ faster r.o./side
- ▷ 0.18 μm process needed: 6-7 ML, design compactness, in-pixel CMOS T, ...
- ✧ conservative step: 2 discri./col. **end** (22 μm wide) \Rightarrow simult. 2 row r.o.



- Expected VXD performances at 1 TeV (and 0.5 TeV)

Layer	σ_{sp}	t_{int}	Occupancy [%]	Power
	MIMOSA/AROM	MIMOSA/AROM	1 TeV (0.5 TeV)	inst./average
VXD-1	3 / 5-6 μm	50 / 2 μs (10 μs)	4.5(0.9) / 0.5(0.1)	250/5 W
VXD-2	4 / 10 μm	100 / 7 μs (100 μs)	1.5(0.3) / 0.2(0.04)	120/2.4 W
VXD-3	4 / 10 μm	100 / 7 μs (100 μs)	0.3(0.06) / 0.05(0.01)	200/4 W

ALICE-ITS Upgrade

- 2 alternative sensors developed :

- * Baseline : **ASTRAL** (in-pixel discri.)

- ↳ $\gtrsim 15 \mu s, 85 \text{ mW/cm}^2$

- * Back-up : **MISTRAL** (end-of-col. discri.)

- ↳ $\gtrsim 30 \mu s, < 200 \text{ mW/cm}^2$

- All main components investigated in 2013 :

- * sensing node properties

- * in-pixel ampli+CDS

- * in-pixel discriminators


- * rolling-shutter with end-of-col. discri.

- * simultaneous 2-row read-out

- * sparse data scan


- * programmable chip steering (JTAG)

New ITS Layout




CDR – LHCC-2012-013

7 layers of MAPS





CPS fabricated in 2012/13 in 0.18 μm Process




Outcome of 2012 Exploration of the $0.18 \mu m$ Process





- STEPS VALIDATED IN 2012 :
 - ✳ Several in-pixel amplifier variants lead to satisfactory SNR & det. eff. ($20 \times 20 \mu m^2$) incl. after 1 MRad & $10^{13} n_{eq}/cm^2$ at $30^\circ C$
 - ✳ Results pres. at VCI-2013 (J. Baudot)
- CALL FOR IMPROVEMENT :
 - ✳ Pixel circuitry noise :
 - tail due few noisy pixels
 - attributed to RTS noise
 - ⇒ required optimising T geometries



Signal/Noise ratio for P25




Noise for P25



MISTRAL : In-Pixel + Read-Out Circuitry Studies

- MIMOSA-22THRa1 : single row read-out (\equiv MIMOSA-28/STAR-PXL)
 - ✧ 128 col. of 320 pixels ($22 \times 22/33 \mu m^2$) ended with a discrim. + 8 col. without discrim. for tests
 - ✧ In-pixel CDS in 4 variants (2 with enlarged pre-amp T gate against RTS noise)
 - ✧ Rolling-shutter (single row) read-out $\rightarrow t_{int} \simeq 50 \mu s$




MISTRAL : In-Pixel + Read-Out Circuitry Studies

- MIMOSA-22THR threshold scans of single- & double-row read-out to derive TN and FPN

- TN of single-row array:

- * S4 pre-amp T gate : $L/W = 0.18/1 \mu m$
 \hookrightarrow TN $\sim 17 e^-$ ENC + tail
- * S2 & S1 pre-amp T gate : $L/W = 0.36/1$ & $2 \mu m$
 \hookrightarrow TN $\sim 16-18 e^-$ ENC with minor/no tail

\Rightarrow **Effective mitigation of noise tail**
by doubling input T gate dimensions




S1 (L & W increase)			S2 (L increase)			S4 (P25 mi32Ter)		
Low Res	HR18 >1kO	HR20 >2kO	Low Res	HR18 >1kO	HR20 >2kO	Low Res	HR18 >1kO	HR20 >2kO
TN: 695 μV	TN: 670 μV	TN: 682 μV	TN: 732 μV	TN: 692 μV	TN: 702 μV	TN: 1080 μV	TN: 945 μV	TN: 980 μV
FPN: 168 μV	FPN: 176 μV	FPN: 175 μV	FPN: 178 μV	FPN: 183 μV	FPN: 175 μV	FPN: 207 μV	FPN: 208 μV	FPN: 212 μV

- FPN of 2-row r.o. (2 discri./col.):

- * Concern: analog/digital signals coupling \Rightarrow FPN \hookrightarrow
- * Measured FPN (dble-row) $\lesssim 5 e^-$ ENC
 \hookrightarrow FPN (sgle-row) $\lesssim 3 e^-$ ENC

\Rightarrow **Marginal noise increase**



1 discri./col.

2 discri./col.

SNR of Pixel Array

- MIMOSA-22THRa1 exposed to ~ 4.4 GeV electrons (DESY) in August 2013



- Analog outputs of 8 test columns (no discri.)

↪ SNR with HR-18 epitaxy, at $T=30^\circ\text{C}$

- * Noise determination with beamless data taking
- * Ex: S2 (T gate $L/W=0.36/1 \mu\text{m}$ against RTS noise)
- S1 (T gate $L/W=0.36/2 \mu\text{m}$ against RTS noise)

- Results :

- * Charge collected in seed pixel $\simeq 550 e^-$
- * Binary read-out : detection efficiency of S1 & S2 $\gtrsim 99.5\%$ while Fake rate $\lesssim O(10^{-5})$ for Discriminator Thresholds in range $\sim 5N - 8N$
- * Mitigation of Fake Hits due to RTS noise fluctuations confirmed
- * A few 10^{-3} residual inefficiency calls for in-pixel circuitry optimisation
- ⇒ new design in perspective of next submissions



Pixel Optimisation : Epitaxial Layer and Sensing Node



- Pixel charge coll. perfo. for **HR-18** & **VHR-20** (no in-pixel CDS) :

- * SNR distributions \rightarrow MPV & low values tail
- * $22 \times 33 \mu m^2$ (2T) pixels at $30^\circ C$

\Rightarrow **Results :**

- ◇ only $\sim 0.1\%$ of cluster seeds exhibit $SNR \lesssim 7-8$
- ◇ $SNR(VHR-20) \sim 5-10\%$ higher than $SNR(HR-18)$

MIMOSA 34, Signal/Noise




- Pixel charge coll. perfo. for 2 diff. sensing nodes:

- * $10.9 \mu m^2$ large sensing diode
- * $8 \mu m^2$ cross-section sensing diode underneath $10.9 \mu m^2$ large footprint


\Rightarrow **Results :**

- ◇ $8 \mu m^2$ diode features nearly 20% higher SNR(MPV) & much less pixels at small SNR (e.g. $SNR < 10$)
- $\hookrightarrow Q_{clus} \simeq 1350/1500 e^-$ for $8/10.9 \mu m^2$
- \Rightarrow marginal charge loss with $8 \mu m^2$ diode

MIMOSA 34, Signal/Noise



MIMOSA 34, Signal/Noise



ASTRAL : AROM-0 Pixel Design

- **Chip contents :**

- ✳ 2 different sub-arrays of 32×32 pixels with single row read-out

$$\Rightarrow t_{Int} = 3.2 \mu s$$

- ✳ 1 sub-array of 16×16 pixels with double-row read-out

- ✳ pixel dimensions : $22 \times 33 \mu m^2$

- **3 alternative pixel schematics :**


- ✳ sensing node & pre-amp as in MIMOSA-22THRa1 pixel (P25)
- ✳ various amplification schemes (offset compensation alternatives)
- ✳ various clamping circuitry implementations and designs

- **Design (layout) constraints wrt end-of-column discriminators :**

- ✳ originate from limited space & power saving
- ✳ matching more delicate \Rightarrow FPN
- ✳ less offset compensation capacitors \Rightarrow FPN
- ✳ discriminator alternatively switched on & off \Rightarrow TN, FPN


Different versions of pixel:

Version 1




Version 2

V2



Version 3




ASTRAL : AROM-0 Test Results

- Tests realised in lab :

- ✧ Characterise analog output (after pre-amp)
- ✧ Characterise digital output (after discri)
- ✧ Assess TN and FPN at room temperature
and nominal frequency ($\Rightarrow t_{Int} = 3.2 \mu s$)

- Preliminary results (compared to MIMOSA-22THRa1/S4) :




Chip	TN(pix)	TN(discr)	FPN(discr)	Total N
AROM-0	$\lesssim 1 \text{ mV}$	$\sim 1 \text{ mV}$	$\lesssim 0.5 \text{ mV}$	$\gtrsim 1.5 \text{ mV}$
MIMOSA-22THRa1	$\lesssim 1 \text{ mV}$	$\ll 1 \text{ mV}$	$\lesssim 0.2 \text{ mV}$	$\lesssim 1 \text{ mV}$

- Comments on results :


- ✧ TN (discr) is too high by factor of ~ 2 (only)
- ✧ FPN (discr) is almost acceptable but it may increase when moving to large area
- ✧ Total noise is ~ 1.5 -2 times too high \Rightarrow AROM-1 in fabrication to validate noise reduction approach

Zero Suppression Logic (SUZE02)

- AD conversion (pixel-level or column-level) outputs are connected to inputs of SUZE






- More efficient encoding than the previous one (SUZE01) implemented in ULTIMATE sensor
 - ↳ It is sizable and suitable to process the binary information coming from a 1 cm large pixel array
 - Hit density of ~ 100 hits/cm² + safety factor of 3-4
 - Compression factor: 1 to 4 order of magnitudes
 - ↳ It searches windows of 4x5 pixels which contain hit cluster information
 - ↳ Results are stored in 4 SRAM blocks allowing either continuous or triggered readout
 - ↳ Sparsified data are multiplexed onto a serial LVDS output
 - Prototype data rate: 320 Mbit/s per channel (1 or 2 channels in SUZE02)
- Preliminary test results: SUZE02 is functional for main configurations @ full speed
 - ↳ Full sequence of signal processing steps were validated using various types of patterns
 - ↳ **SEU has to be evaluated**
- For MISTRAL / ASTRAL, a data rate of 0.5-1 Gbit/s is required
 - ↳ One channel output per sensor
 - INFN Torino is working on data transmission up to 2 Gbit/s
- Next development step needs trigger's specifications



Stretched Pixels for Time Stamping

- **Motivation for LARGE pixels** : reduced number of pixels per column
 \Rightarrow shorter read-out time & coarser spatial resolution



- **Difficulty** : keep high CCE (all over the pixel) without substantial (capacitive) noise increase and gain loss
- **Results** : tests with 4.4 GeV electrons, no in-pixel CDS
 - * $\text{SNR}(\text{MPV}) \simeq 42.1 \pm 0.7 \Rightarrow \epsilon_{\text{det}} \simeq 100 \%$
 - * cluster multiplicity (22×66) \simeq cluster multiplicity (22×33) $\simeq 3$ (mean)


Spatial Resolution

- Beam test (analog) data used to simulate binary charge encoding :

- ✳ Apply common SNR cut on all pixels using $\langle N \rangle$

- ↪ simulate effect of final sensor discriminators

- ✳ Evaluate single point resolution (charge sharing) and detection efficiency vs *discriminator threshold* for 20x20; 22x33, 20x40, 22x66 μm^2 pixels




- Comparison of 0.18 μm technology ($> 1 k\Omega \cdot cm$) with 0.35 μm technology ($\lesssim 1 k\Omega \cdot cm$)

Process \triangleright	0.35 μm	0.18 μm			
Pixel Dim. [μm^2]	20.7 \times 20.7	20 \times 20	22 \times 33	20 \times 40	22 \times 66
σ_{sp}^{bin} [μm]	3.7 \pm 0.1	3.2 \pm 0.1	\sim 5	5.4 \pm 0.1	\sim 7

Long Range Plan Addressing Stretched Pixel

- Resolution plane:
 - Pixel pitches: ex. $17 \times 17 \mu\text{m}^2$
 - 640 rows
 - Readout time $\sim 50 \text{ ns/row} \rightarrow 32 \mu\text{s}$
- Time plane
 - Pixel pitches: ex. $17 \times 1024 \mu\text{m}^2$
 - 10 rows
 - Readout time $\sim 50 \text{ ns/row}, \rightarrow 500 \text{ ns}$



SUMMARY

- **CPS are getting validated in subatomic physics experiments**

↳ STAR-PXL: 400 sensors in 0.35 μm process, 350 Mpixels, 0.37 % X_0 , 190 μs , 3.7 μm , 160 mW/cm²

- **Recently addressed 0.18 μm CMOS process offers perspective of faster read-out suited to :**

- 1 TeV ILC running conditions
- standalone Si tracking based on track seeds in VXD
- Added value : substantial improvement of radiation tolerance

- **Preliminary test results of 0.18 μm CMOS technology indicate that it is the 1st CMOS process allowing to come close to the real CPS potential :**

- innermost layer : < 3 μm and \lesssim 2 μs
- outer layers : < 4 μm and \lesssim 10 μs
- VXD power consumption : < 600 W (inst.) / < 12 W (average)

- **0.18 μm CPS development sustained by ALICE-ITS, CBM-MVD, AIDA-BT :**


- 2012: validation of charge sensing properties ✓
- 2013: validation of upstream and downstream sensor elements ✓
- 2014/15: validation of complete sensor architecture with "1 cm²" MISTRAL/ASTRAL prototype
- 2015/16: pre-production of MISTRAL/ASTRAL sensor for ALICE and CBM

↳ **2017-19: adapt MISTRAL/ASTRAL to ILC vertex detector** → BUNCH TAGGING ?

- **Experience getting accumulated on system integration aspects within STAR & ALICE environments**


State-of-the-Art: MIMOSA-28 for the STAR-PXL

8 May 2013



- Details on STAR-PXL in talk of G. Contin
- Main characteristics of ULTIMATE (\equiv MIMOSA-28):
 - * rolling shutter read-out derived from EUDET BT chip: MIMOSA-26
 - * $0.35 \mu m$ process with high-resistivity epitaxial layer
 - * column // architecture with in-pixel cDS & amplification
 - * end-of-column discrimination & binary charge encoding
 - * on-chip zero-suppression
 - * active area: 960 columns of 928 pixels ($19.9 \times 19.2 \text{ mm}^2$)
 - * pitch: $20.7 \mu m \rightarrow \sim 0.9$ million pixels
 \hookrightarrow charge sharing $\Rightarrow \sigma_{sp} \gtrsim 3.5 \mu m$
 - * JTAG programmable
 - * $t_{r.o.} \lesssim 200 \mu s$ ($\sim 5 \times 10^3$ frames/s) \Rightarrow suited to $> 10^6$ part./cm²/s
 - * 2 outputs at 160 MHz
 - * $\sim 150 \text{ mW/cm}^2$ power consumption
 - * $N \lesssim 15 e^-$ ENC at 30-35 $^\circ$ C
 - * ϵ_{det} versus fake hit rate $\rightarrow \rightarrow \rightarrow \rightarrow$
 - * Radiation tolerance : $3 \cdot 10^{12} n_{eq}/\text{cm}^2$ & 150 kRad at 30-35 $^\circ$ C
 - * Detector construction under way (40 ladders made of 10 sensors)

Mimosa 28 - epi 20 μm - NC



▷▷▷ 1st step: Commissioning of 3/10 of detector completed at RHIC with pp collisions in May-June 2013

Evolving towards an Optimal CMOS Process

- Motivation: 0.35 μm process used up to now does not allow to fully exploit the potential of CPS

- Main limitations of presently used

CMOS process fab. parametres	In-pixel circuitry	Read-out speed	Power consum.	Insensitive areas	TID (> ILC)	Data throughput
0.35 μm CMOS fabrication process:						
(not restricted to ILC specs)						
Feature size	X	X	X	X	X	
Planar techno.	X	X	X		x	
Nb (metal layers)	X	X		X		
Clock frequency				X		X

- Moving to a 0.18 μm imaging CMOS process (Tower/Jazz SC):


- ✳ Deep P-well (quadruple well techno.) \Rightarrow small-pitch in-pixel discriminators
- ✳ 6 metal layers (instead of 4) \Rightarrow in-pixel discriminators, avoids insensitive zones
- ✳ Epitaxial layer : thickness $\sim 18\text{--}40 \mu m$ and resistivity $\sim 1\text{--}6 \text{ k}\Omega \cdot cm$
- ✳ Sticking \Rightarrow multi-chip slabs (yield ?)
- \Rightarrow process very well suited to the VXD specifications

- Prototyping started in Summer 2011, driven by ILD-VXD, CBM-MVD, ALICE-ITS, etc.

Applications of CPS : ALICE-ITS Upgrade

- ITS upgrade : scheduled for "2017-18" LHC long shutdown

- ✧ see talk of M. Sitta
- ✧ exploits space left by replacement of beam pipe with small radius (19 mm) section
- ✧ addition of L0 at ~ 22 mm radius to present ITS & replacement of (at least) inner part of present ITS
- ✧ 1st tracker entirely composed of pixel sensors :
 - ◇ 7 layers with pixels : $\gtrsim 9 \text{ m}^2$, $O(10^{10})$ pixels !
 - ◇ material budget of inner layers $\sim 0.3 \% X_0$



- Differences w.r.t. ULTIMATE/MIMOSA-28 :

- ✧ $\sim 0.25/1$ MRad & $0.3/1 \cdot 10^{13} n_{eq}/\text{cm}^2$ at $T = 30^\circ\text{C}$ (target values)
 - ↳ **$0.18 \mu\text{m}$ 4-well HR-epi techno. (instead of $0.35 \mu\text{m}$ 2-well hR-epi)**
- ✧ $\sim 1 \times 3 \text{ cm}^2$ large sensitive area (instead of $2 \times 2 \text{ cm}^2$)
- ✧ parallelised rolling-shutter (pot. in-pixel discri.) $\rightarrow \sim 10\text{--}30 \mu\text{s}$
- ✧ 1 or 2 output pairs at $\gtrsim 300$ MHz (instead of 1 output pair at 160 MHz)
- ✧ $\sigma_{sp} \sim 4 \mu\text{m}$; ladders $\sim 0.3 \% X_0$



▷▷▷ **CDR approved by LHCC in Sept. 2012** \rightarrow **TDR Draft-1 close to release**

▷▷▷ **2 alternative sensors developed at IPHC : MISTRAL (end-of-col discri) & ASTRAL (in-pixel discri)**

- Extension to CBM-MVD \rightarrow see talk of M. Deveaux at VERTEX-13