

# The large prototype TPC

## A status report

Leif Jönsson  
Phys. Dept.  
Lund Univ.

**Goal:** Develop a prototype TPC with all necessary infrastructure to study the required performance of a full scale TPC for experiments at the ILC

- The field cage
- The end plate
- The infrastructure read-out electronics
- The TDC read-out

# The field cage

The size of the field cage is given by the dimensions of the magnet and the homogeneity of the magnetic field

Radius: 40 cm ( gives room for Si detectors between the coil and the TPC)


Length: 60 cm (the length over which the magnetic field strength vary by  $\approx 1\%$ )

Wall: composite material

HV insulation: kapton layers


Exchangable end-plate to test different gas amplification systems, cooling techniques, pad structures, mechanical stability, gas supply, gas tightness, HV distribution etc.

Magnetic field around TPC region



$d|B| \sim 0.016$  T (1.3%)  
if center is aligned


$B = 1.216$  T at  $r=0, z=0$   
 $dB \sim 1.3\%$   $z=20$ cm  $r=0 \sim 6$ cm




Max.  $|B_r| < 0.005$  T (0.4%)  
for TPC drift region  
(40 cm)

Construction of the field cage in close collaboration with industry

# The TPC field cage construction plans




# Field maps




- Width of field strips: 2.3 mm
- Pitch: 2.8 mm

Reduces the field inhomogeneities compared to 1.6 mm wide strips and 2.8 mm pitch (like in the present TPC prototype at DESY)




# Field maps



- Mirror strips at intermediate potentials
- Kapton foil of 100  $\mu\text{m}$


Very small field variations




# Future plans

- Beginning of 2007: construction of the field cage
- Calculations to optimize the mechanical structure
- Final design of field strips
  - Ongoing negotiations with industry concerning foils for the strips
  - Test samples of foils for electrical tests ordered

# End-plate



# Panels







DETAIL PPP  
SCALE 3 : 1

REV	QTY	DESCRIPTION	QTY		REMARKS	REV.
			Q1	Q2		
01	1	DRG. NO.				
02	1	DESCRIPTION				
03	1	Q1				
04	1	Q2				
05	1	REMARKS				
06	1	REV.				
07	1	DATE				
08	1	BY				
09	1	CHECKED				
10	1	APPROVED				
11	1	DATE				
12	1	BY				
13	1	CHECKED				
14	1	APPROVED				
15	1	DATE				
16	1	BY				
17	1	CHECKED				
18	1	APPROVED				
19	1	DATE				
20	1	BY				
21	1	CHECKED				
22	1	APPROVED				
23	1	DATE				
24	1	BY				
25	1	CHECKED				
26	1	APPROVED				
27	1	DATE				
28	1	BY				
29	1	CHECKED				
30	1	APPROVED				
31	1	DATE				
32	1	BY				
33	1	CHECKED				
34	1	APPROVED				
35	1	DATE				
36	1	BY				
37	1	CHECKED				
38	1	APPROVED				
39	1	DATE				
40	1	BY				
41	1	CHECKED				
42	1	APPROVED				
43	1	DATE				
44	1	BY				
45	1	CHECKED				
46	1	APPROVED				
47	1	DATE				
48	1	BY				
49	1	CHECKED				
50	1	APPROVED				
51	1	DATE				
52	1	BY				
53	1	CHECKED				
54	1	APPROVED				
55	1	DATE				
56	1	BY				
57	1	CHECKED				
58	1	APPROVED				
59	1	DATE				
60	1	BY				
61	1	CHECKED				
62	1	APPROVED				
63	1	DATE				
64	1	BY				
65	1	CHECKED				
66	1	APPROVED				
67	1	DATE				
68	1	BY				
69	1	CHECKED				
70	1	APPROVED				
71	1	DATE				
72	1	BY				
73	1	CHECKED				
74	1	APPROVED				
75	1	DATE				
76	1	BY				
77	1	CHECKED				
78	1	APPROVED				
79	1	DATE				
80	1	BY				
81	1	CHECKED				
82	1	APPROVED				
83	1	DATE				
84	1	BY				
85	1	CHECKED				
86	1	APPROVED				
87	1	DATE				
88	1	BY				
89	1	CHECKED				
90	1	APPROVED				
91	1	DATE				
92	1	BY				
93	1	CHECKED				
94	1	APPROVED				
95	1	DATE				
96	1	BY				
97	1	CHECKED				
98	1	APPROVED				
99	1	DATE				
100	1	BY				


CORNELL UNIVERSITY  
LEPP  
FLOYD R. NEWMAN LABORATORY  
ITHACA, NY 14853  
Linear Collider R&D, TPC Large Prototype



# End-plate design





# HV supply




# Example of signal routing from 1x4 mm<sup>2</sup> pads to the WR-40S connector

- Smallest foreseeable pad size 1x4 mm<sup>2</sup>
- The connector should match this size
- Highest possible flexibility in pad geometry  $\Rightarrow$  small modules
- Japan Aviation Electronics offers a 40 pin connector with 0.5 mm pitch and dimensions 13.9x4.7 mm<sup>2</sup>
- 32 pins for signals and 8 pins for grounding



In case the front end card is connected via cables the arrangement may look the following way ⇒

However the front end card can also connected directly onto the pad plane




## The general test concept (as presented at NIKHEF)

The intention is to build a modular electronic read-out system which offers a flexibility to test various types of avalanche read-out techniques and pad geometries.

- The read-out electronics should be dismountable from the pad board such that it can be easily moved from one panel to the next
- The amplifier board should be directly attached to the pad board via a connector
- The analogue and digital electronics should be mounted on separate cards connected by short ribbon cables
- The DAQ system should be flexible, such that it can be duplicated and distributed to different users performing table-top experiment.

Is this still valid??? ⇒ Option to test different types of amplifiers (shaping, non-shaping....)


# DAQ architecture



# ALICE TPC Front End Card

128 channels

Integrated charge amplification,  
digitization and signal  
preprocessing  
in the TPC end plate




19 cm

17 cm

# Readout & Control Backplane

25 Front End Cards

Readout and Control Backplane



**Readout Bus (BW = 200 MB / sec)**

- VME-like protocol + synchronous block transfer


**Control Bus (BW = 3 Mbit / sec)**

- I2C interface + interrupt feature
- point-to-point lines for remote power control of FECs




# USB to FEC Interface Card (U2F)

The U2F Card can read up to 16 FECs (2048 channels)



# SPI Card + ALICE TPC FEC


Temporary during the development phase of the new preamplifier



# Status of the ALICE FEC

- 40-MHz ALTRO chip: about 125 chips have to be unsoldered from existing FECs (obsolete ALICE prototypes). This work is planned for Q1 2007.
- U2F and SPI cards: 2 additional boards of each type have been produced and tested
- New shaping amplifier chip: well advanced
  - number of channels: 32 or 64
  - programmable charge amplifier:
    - sensitive to a charge in the range:  $\sim 10^2$  -  $\sim 10^7$  electrons
    - input capacitance: 0.1pF to 10pF

# Programmable Charge Amplifier




## Production Engineering Data


- 12- channel 4th order CSA
- various architectures (classical folded cascode, novel rail-to-rail amplifier)
- process: IBM CMOS 0.13  $\mu\text{m}$
- area: 3  $\text{mm}^2$
- 1.5 V single supply
- Package: CQFP 144
- MPR samples (40): Apr '06

Parameter	Requirement	Simulation	MPR Samples
Noise	< 500e	300e (10pF)	270e (10pF)
Conversion gain	10mV / fC	10mV / fC	9.5mV / fC
Peaking time ( <i>standard</i> )	100ns	100ns	100ns
Non linearity	< 1%	< 0.35%	0.4%
Crosstalk	<0.3%	0.4%	< 0.3%
Dynamic range	> 2000	3300	4600
Power consumption	< 20mW	10mW / ch	10mW / ch (30pF cl)

# Programmable Charge Amplifier



- The CQFP 144 package has the same pin-count and similar pin-out as the ALICE TPC PASA
- In the near future the new chip will be tested on a ALICE TPC FEC



## Next Step

- Programmable Charge Amplifier (prototype)
  - 16 channel charge amplifier + anti-aliasing filter
  - Programmable peaking time (20ns - 140ns) and gain

# System components and responsibilities


- ✓ interface between TPC readout plane and FEE (Lund)
- ✓ new shaping amplifier chip (CERN)
- ✓ 40-MHz ALTRO (CERN)
- ✓ Front End Card (PASA + ALTRO):
  - new design (Lund)
  - production and test (Lund)
- ✓ U2F card (CERN)
- ✓ System integration and test (Lund)
- ✓ DAQ (Lund)

# Pulse characteristics

- For tracks traversing the chamber parallel to the pad plane i.e perpendicular to the beam axis, the pulse length is determined by the longitudinal diffusion.

- For inclined tracks the pulse length is given by the difference in arrival time of the electrons emitted at the ends of the track segment covered by the length of a pad.

⇒ Pulses will be of different length



Options:

- Charge preamp,  $\tau_{\text{rise}} \sim 40 \text{ ns}$ ,  $\tau_{\text{decay}} \sim 2 \mu\text{s}$  and **shaper integrator** 200-500 ns 10 MHz sampling
- Charge preamp,  $\tau_{\text{rise}} \sim 40 \text{ ns}$ ,  $\tau_{\text{decay}} \sim 2 \mu\text{s}$ , **no shaping**, 25 MHz sampling

Available: Charge preamp,  $\tau_{\text{rise}} \sim 20\text{-}140 \text{ ns}$ , shaping, 40 MHz sampling

On discussion: The characteristics of the intrinsic GEM-pulse

# Project Milestones

- Milestone I (Q1 2007)
  - Programmable Charge Amplifier (prototype); 16 channel charge amplifier + anti-aliasing filter
- Milestone II (Q2 2007)
  - 10-bit multi-rate ADC (prototype); 4-channel 10-bit 40-MHz ADC. The circuit can be operated as a 4-channel 40-MHz ADC or single-channel 160-MHz ADC.
  - Modified circuit board (design).
- Milestone III (Q3 2007)
  - Operating DAQ-system
  - Production and bench-top tests of modified FEC.
- Milestone IV (Q2 2008)
  - Charge Readout Chip (prototype); This circuit incorporates 32 (or 64) channels.
  - Mini FEC (design)
- Milestone V (Q4 2008)
  - Mini FEC (prototype) production and bench-top tests.
- Milestone VI (Q2 2009) ⇒ Charge Readout Chip (final version)
  - Production and final tests




# Read-out using time-to digital converter

Principle:



Drift time measured by time-to-digital conversion

Charge measured by charge-to-time conversion



TDC-based

# The principle of the **A**mplifier **S**haper **D**iscriminator **Q** (charge)



# Proof-of-principle experiments with GEM TPC at DESY




16 channel ASDQ board: preamplifier and charge-to-time converter

[First test: 128 channels](#)

[EUNET \(JRA2\): 1000+ channel TDC-based compact readout electronics will be assembled.](#)

Measurements with laser induced tracks.



Calculated residuals for all hits.  
Resolution in Z: RMS ~0.4 mm (@ Z=30cm)

*A.Kaukher, "A study of readout electronics based on TDC for the international linear collider TPC detector", IEEE Trans. Nucl. Sci. 53 (2006) 749.*

## Readout electronics for the LP TPC

The readout electronics is (still) based on existing components:


- Four 8-channel ASDQ ASIC (UPenn/FNAL)
- 32-channel general purpose TDC (CERN)

Small footprint of the board allows TPC pads as small as  $1 \times 4 \text{ mm}^2$ .

Power consumption  $\sim 2 \text{ W/card}$  !

An “evaluation board” is being designed to investigate performance criteria to the *analogue* component – ASDQ, and the digital component – TDC, of the board.

Next step: Front End Card (size : $\sim 30 \times 100 \text{ mm}^2$ )



32 channel Front End Card(FEC):  
4 ASDQ and HPTDC

A simple triple GEM detector is being prepared for standalone tests of the readout electronics.


Next step: LP TPC

# Read-out using time-to digital converter


Principle:

**Drift time** measured by time-to-digital conversion


**Charge** measured by charge-to-time conversion




# Amplifier-Shaper-Discriminator-Q (charge) CDF-experiment



$$T_{\text{width}} \sim f(Q)$$




ASDQ signal from the pad of TPC



Front-End electronics developed at DESY for tests with TPC


## TDC-based readout electronics for a GEM TPC



- The time of arrival is derived using the leading edge discriminator.
- The charge of the input signal is encoded into the width of output digital pulse.


# The mini-FEC new design

**Motivation:** should be compatible with the available area such that it can be mounted directly onto the connectors at the plane  
⇒ the number of equipped pads can be increased without getting space problems.







# The mini-FEC new design (based on the ALTRO chip)




# Connector arrangement



# Dual mini-FEC

(based on the ALTRO chip)



## Mini-FEC based on commercial components

- In telecommunication a completely new approach of handling signals has been developed (digitizing baseband + digital signal processing, DSP).
- Recent development in density and complexity of FPGA's (field programmable gate array) and lower prices.
- Completely reprogrammable DSP in contrary to ASIC.
- A new generation of multi-channel, high-speed and high resolution FADC's with low noise and serial digital output has been developed, offered to a reasonable cost.



# Open questions

What is the rise time of a typical GEM pulse?

Mahdu Dixit claims around 100 ns or more

Aachen measures around 40 ns with a 3 gap GEM structure and

Ar/CH<sub>4</sub> = 95/5 %

Shaping?

+ the pulse shape is well-known

⇒ low sampling frequency enough

- the integration time has to include the longest possible pulse

⇒ loss in two-track resolution for shorter pulses


No shaping?

+ the sampling can be stopped at the end of the pulse


⇒ best possible two-track resolution


- the pulse shape is unknown or has to be assumed to be known

⇒ needs higher sampling frequency?




# 32 / 64 Channel





# The layout





**Starting point:** min pad size  $1 \times 4 \text{ mm}^2$

**Requirements:** highest possible flexibility in terms of pad geometry and shape of pad panels  
⇒ Small modules (i.e. small connectors)

**Proposal:** 32 channels modules, where each channel corresponds to an area of around  $4 \text{ mm}^2$

- Japan Aviation Electronics offers a 40 pin connector with 0.5 mm pitch and the dimensions  $11.5 \times 5 \text{ mm}^2$ . Thus, this connector allows additional 8 pins for grounding.

## Readout electronics for the Large Prototype TPC (LPTPC)


- modular with well defined interface for
  - ✓ various amplification technologies (GEM &  $\mu$ Megas)
  - ✓ different module geometries
- easy to use and with a modern DAQ system
- Two strategies pursued in EUDET
  - new TDC (Rostock)
  - FADC-based (Lund, CERN)

## New development


### The programmable preamplifier

- ✓ number of channels: 32 or 64
- ✓ programmable charge amplifier:
  - sensitive to a charge in the range:  $\sim 10^2$  -  $\sim 10^7$  electrons
  - input capacitance: 0.1pF to 10pF

## Magnetic field around TPC region




$d|B| \sim 0.016 \text{ T (1.3 \%)}$   
if center is aligned




Max.  $|B_r| < 0.005 \text{ T (0.4 \%)}$   
for TPC drift region  
(40 cm)

$B = 1.216 \text{ T}$  at  $r=0, z=0$   
 $dB \sim 1.3\%$   $z=20\text{cm}$   $r=0\sim 6\text{cm}$

# HV-distribution




# The prototype




# Field maps

No mirror strips




- Large field distortions ( $>5\%$  at cathode)
- Inhomogeneous field in drift region ( $\approx 1.5\%$ )

Mirror strips at intermediate potential



- Small field variations ( $<0.5\%$ )
- Some residue deviations at anode ( $\approx 1\%$ ) (needs optimization of interface end-plate drift volume)

## Layout of the field strips




- SMD-Resistor chain to divide the potential will be inside the chamber
- Connection through the foil by vias
- 2.8 mm-Pitch



# HV-distribution

Work by Peter Schade, DESY

Configurations of different field strips:




Questions:


- mirror strips, yes or no?
- Arrangements of mirror strips

Divider for field strips,  
mounted inside the chamber

Divider for mirror strips  
mounted inside the chamber



# Charge-to-time conversion in BELLE



Lecroy MQT300A

