

CMOS Sensors for the Nominal Beam Telescope

Marc Winter (IPHC/ex-IReS/Strasbourg)

on behalf of DAPNIA-Saclay, LPSC-Grenoble, LPC-Clermont, IPHC-Strasbourg

OUTLINE

- **Introductory remarks :**

- ⊕ **Basic improvements provided by final sensors**

- ⊕ **Development strategy**

- **Status of the development :**

- ⊕ **Column // r.o. architecture**

- ⊕ **ADC**

- ⊕ **∅ micro-circuits**

- **Refining the requirements :**


- ⊕ **Spatial resolution**

- ⊕ **Dimensions**


- ⊕ **Read-out frequency**

- ⊕ **Availability**

- **Summary**



Introductory Remarks




⇒ Improvements focus on sensors equipping the arms (not DUT surface) :

- Increase of read-out speed by one order of magnitude :
 - ⊕ Demonstrator provides frame read-out time of 1.6 ms (possibly 800 μs)
 - ⊕ Final sensors will provide frame read-out time $\sim 100 \mu s$ (possibly $\sim 50 \mu s$)

- Extension of sensitive area by factor 3.5 :
 - ⊕ Demonstrator sensitive area : 7.68 x 7.68 mm²
 - ⊕ Final sensor sensitive area : 20.48 x 10.24 mm²
 - encompasses width of ILC-VD sensors

- Integrate several other improvements resulting from R&D progress
(➤ signal amplification, data compression, etc.)




- **3 micro-circuit components developed in parallel :**
 - ⊕ **column // architecture with binary output**
 - ⊕ **ADCs to be integrated at end of each column**
 - ⊕ **∅ micro-circuits to be integrated downstream of each ADC**


- **Sharing of tasks :**
 - ⊕ **Col. // architecture design : DAPNIA & IPHC**
 - ⊕ **ADC designs : LPC-Clermont, LPSC-Grenoble, DAPNIA, IPHC**
 - ⊕ **∅ micro-circuit design : IPHC (or nearly so ...)**
 - ⊕ **chips characterisation : IN2P3 (several labs), DAPNIA, DESY et al., INFN (several labs)**
 - ★ **likely to be a bottle neck ...**

- **2 design options under consideration :**
 - ⊕ **Sensors with binary encoding of signal charge : most straightforward**
 - ⊕ **Sensors with 4- or 5-bit ADC encoding : will provide twice better spatial resolution**

⇒ **Discussion needed to refine sensor requirements**





Status of the Development



MIMOSA-16 design features :


- Fab. via STAR engin. run (Summer '06)
- AMS-0.35 OPTO translation of MIMOSA-8
 - ↔ $\sim 11\text{--}16 \mu\text{m}$ epitaxy instead of $\lesssim 7 \mu\text{m}$
- 32 // columns of 128 pixels (pitch: $25 \mu\text{m}$)
- on-pixel CDS (repeated at end of each column)
- discriminator at end of each column
- 4 sub-arrays :
 - ✳ 2 alike MIMOSA-8 (2 different pitches)
 - ✳ 1 with ionising radiation tol. pixels
 - ✳ 1 with enhanced in-pixel amplification (against noise of read-out chain)



24 col. with discrim.

Next steps :

- back from foundry $<$ end Oct. '06 \mapsto lab tests \gtrsim Nov. '06 \mapsto beam tests \gtrsim Summer 2007
- next generations :
 - ✳ "large" prototype (320 columns of 256 pixels, $16 \mu\text{m}$ pitch, integrated \emptyset micro-circuits) ???
 - ✳ small prototypes with ADCs replacing discriminators



■ Several different ADC architectures under development at IN2P3 and DAPNIA (most for ILC)


- ⇨ LPCC (Clermont) : flash 4+1.5-bit ADC \mapsto 1st proto tested, 2nd proto back from foundry
- ⇨ LPSC (Grenoble): Ampli + semi-flash (pipe-line) 5-bit ADC \mapsto 1st proto tested, 2nd proto under test
- ⇨ DAPNIA (Saclay) : Ampli + SAR (4- and) 5-bit ADC \mapsto 1st proto under test
- ⇨ IPHC (Strasbourg) : SAR 4-bit and Wilkinson 5-bit ADCs: 1st proto to be submitted end Octobre '06

▶▶▶ Present outcome of development :

- ⇨ Typical differences between architectures is \sim factor 2 in power & speed (also dimensions)
- ⇨ Modest differences expected on single point resolution
- ⇨ observed pbs: loss of 1–2 bits (e.g. due to offset dispersion between columns)
 - \Rightarrow solutions under study include enhanced signal amplification before ADC

■ Next steps :

- ⇨ Final ADC designs expected to come out in 2007
- ⇨ Submission of 1st col. // pixel array proto equipped with ADCs & $\emptyset \gtrsim$ end 2007




⇒ **No design started yet !!!!!** ⇒ **Need to hurry up ...**


⇒ **IPHC will start next month :**

⊕ **1st prototype < Summer 2007**

⊕ **final prototype in 2008**



Prospect on Development of Final Sensors




- **Geometry :**

- ⊕ 1024 columns of 512 pixels
- ⊕ 20 μm pitch ($\rightarrow \sigma_{sp} < 2.5 \mu m$)
- ⊕ Sensitive area = 20.48 x 10.24 mm²


- **Functionnalities :**

- ⊕ pixels with integrated CDS (possibly repeated at end of column)
- ⊕ sensor with integrated 4-/5-bit ADC
 - ▷ ADC possibly preceded by discri. \rightarrow 1 ADC for 8 - 16 col. ?
- ⊕ \emptyset micro-circuit integrated downstream (?) of ADCs




- **Read-out speed (adapted to DESY beam) :**

- ⊕ default $t_{r.o.} = 512 \text{ lines} / 5 \text{ MHz} \sim 100 \mu s$
- ⊕ flexible clock frequency : e.g. 1 - 10 MHz $\rightarrow t_{r.o.} \sim 500 - 50 \mu s$



Single point resolution versus pixel pitch:


- ⊞ clusters reconstructed with eta-function, exploiting charge sharing between pixels
- ⊞ $\sigma_{sp} \sim 1.5 \mu\text{m}$ (20 μm pitch)
 $\rightarrow \sigma_{sp} \lesssim 2 \mu\text{m}$ (30 μm pitch)
- ⊞ obtained with signal charge encoded on 12 bits




σ_{sp} dependence on ADC granularity:

- ⊞ minimise number of ADC bits
 \rightarrow minimise dimensions, $t_{r.o.}$ & P_{diss}
- ⊞ effect simulated on real MIMOSA data
 (20 μm pitch ; 120 GeV/c π^- beam)

▷▷ $\sigma_{sp} < 2 \mu\text{m}$ (4 bits) \rightarrow 1.7–1.6 μm (5 bits)
 (MIMOSA-9 : 20 μm pitch; T= + 20 °C)



- ⊞ Warning : results based on simple pixel ($N \lesssim 10 e^-$ ENC)
 \Rightarrow rad. tol. pixel integrating CDS ($N \lesssim 15 e^-$ ENC) not yet evaluated



● **Baseline assumptions :**

- ⊞ sensor made of 1024 col. of 512 pixels $\rightarrow \sim 5 \cdot 10^5$ pixels / frame
- ⊞ $t_{r.o.} = 100 \mu s \rightarrow 10$ kfps (can be twice more or twice less)
- ⊞ $\lesssim 5$ hits / frame
- ⊞ noisy pixel rate $>$ threshold $\lesssim 10^{-4} \rightarrow$
- ⊞ pixel data size = 2 Bytes
(10 bits of address & 5 bits for charge)


● **Data rate from pixel noise :**


- ⊞ 50 pixels / frame $\rightarrow 1$ MB/s

● **Data rate from beam particle hits :**

- ⊞ 5 hits of 9 pixels / frame $\rightarrow 1$ MB/s

\Rightarrow Total < 1 kB/frame \rightarrow few MB/s only





- **Geometry :**

- ⊖ 1280 columns of 640 pixels
- ⊖ 16 μm pitch ($\rightsquigarrow \sigma_{sp} < 5 \mu m$)
- ⊖ Sensitive area = 20.48 x 10.24 mm²



- **Functionnalities :**

- ⊖ pixels with integrated CDS (possibly repeated at end of column)
- ⊖ column ended with integrated discriminator \rightsquigarrow binary encoding of charge
- ⊖ \emptyset micro-circuit integrated downstream of discriminators

- **Read-out speed (adapted to DESY beams):**


- ⊖ default $t_{r.o.} = 640 \text{ lines} / 6.4 \text{ MHz} = 100 \mu s$
- ⊖ flexible clock frequency : e.g. 1 – 10 MHz $\rightsquigarrow t_{r.o.} = 640 - 64 \mu s$

\Rightarrow **Less development needed to finalise sensor than with integ. ADC \Rightarrow available earlier**




- Sensor production based on 5 steps (perhaps only 4, i.e. SP3 included in LP) :

- ⊕ MIMOSA-8 ≡ SP-1 : 25 μm pitch, epi < 7 μm
- ⊕ MIMOSA-16 ≡ SP-2 : 25 μm pitch, epi \sim 11 or 16 μm , rad. tol.
- ⊕ M16+ ≡ SP-3 : like SP-2 but integ. \emptyset , 20 μm pitch (ADC) or 16 μm pitch (binary)
- ⊕ M16++ ≡ LP : like SP-3 but 320 col. of 256 pixels
- ⊕ M16+++ ≡ FS : like LP but 1024 x 512 pixels (ADC) or 1280 x 640 pixels (binary)



- Which single point resolution over which area ?
 - ⊖ Arms : $< 2.5 \mu m$ or $< 5 \mu m$ over $2 \times 1 \text{ cm}^2$?
 - ⊖ DUT surface : $\sim 1 \mu m$ over $5 \times 5 \text{ mm}^2$?
- How much surface should the sensor planes cover ?
- Is $t_{r.o.} \sim 100 \mu s$ all right ? with how much flexibility ?
- When should the sensors be delivered ?
- How do we organise ourselves w.r.t. sensor characterisation ?



■ Development of final sensors for BT arm is progressing :


⇨ Column // archi. ⇨ Compact & fast ADCs ⇨ ∅ micro-circuits (just starting !)

⇒ should increase demonstrator r.o. speed by one order of magnitude and sensitive area by factor 3.5



■ Need to decide on :

⇨ σ_{sp} ⇨ Surface ⇨ Frame r.o. speed ⇨ Delivery date


⇒ In particular : integrated ADC ($\sigma_{sp} < 2.5 \mu m$) vs integrated discri. alone ($\sigma_{sp} < 5 \mu m$)





S/H & 5 bits Pipe line ADC =>(LPSC)



	Sample & Hold	5 bits ADC
Frequency	25 Mhz	25 Mhz
Dimensions	43µ * 250µ	43µ * 1200µ
Power@ 3.3V	0.413 mW	1.287 mW
Power@ 2.5V	0.313 mW	0.975 mW






VADC juin 06 1100x45 µm²


Flash ADC 20 Mhz, 2 mW, 4 bits/300 mV
pour ILC VDET (collaboration LPC-IRES)

- **Septembre 05**
 - Version 3.3 V
 - Consommation x20 !
 - Offsets comparateurs > 1lsb (= 15 mV)


- **Juin 06**
 - Version **2.5 V**
 - Fonderie le 26 juin
 - Nouveau comparateur d'offset réduit
 - Double étage d'entrée (gain x3)
 - Répartition non linéaire des points de basculement
 - 20 MHz (taille et consommation double, 1 pour 2 voies)
 - Echelle résistive compensée pour une charge de 1 pF




Fonction de transfert moyenne non monotone




Nouveau Comparateur 65x19 µm²




Fonction de transfert





INL



ADC à approximation successive (DAPNIA)




- Type : Approximation successive
- Discrimination intégrée pour limiter la puissance dissipée
- Dimensions: 25 μm x 1 mm (comprenant le S&H et le sérialiseur)
- Deux versions : 5-bit et 4-bit
- Temps de conversion : ~ 250 ns
- Puissance dissipée :
 - $V_{in} < V_{refFC} \rightarrow \sim 350 \mu\text{W}$ (diss. statique)
 - $V_{in} > V_{refFC} \rightarrow > 350 \mu\text{W}$ (statique+dynamique)




- Tests en cours
 - Fonctionnel mais bits manquants (pour les faibles dynamiques) à cause des couplages dus au layout
 - Refaire le layout & intégrer un amplificateur entre le pixel et l'ADC?


6 ADCs en parallèle



Layout du prototype soumis en mars 2006
(Techno : AMS CMOS 0.35 μm Opto)



Development of ADC at IPHC



Successive Approximation ADC

- Process : 0.35 μm AMS , Hi-Res Substrate
- 4 bits ADC (LSB = 7,8 mV)
- Analog input dynamic : 125 mV
- Core area : 25 μm \times 920 μm .
- Conversion speed : 7.1 MS/s and 6.25 MS/s
- Static power dissipation : 330 μW

Double Scale Wilkinson ADC

- Process : 0.35 μm AMS , Hi-Res substrate.
- 4 bits ADC (LSB = 7,8 mV)
- Analog input dynamic : 125 mV
- Core area : 25 μm \times 840 μm .
- Conversion speed : 10 MS/s and 6.67 MS/s
- Static power dissipation : 250 μW

Submission of 2 chips : 24 October 2006