



Readout ASIC for Pair Monitor

Tohoku University Rei Sasaki


<Content>

- Development of readout ASIC
- Test for shift register
- Test for amplifier


Pair Monitor

Beam Profile Monitor : Using information of pair background



- Position : 400cm from IP
- Accuracy of Beam Profile : ~nm at IP



(Position of Pair Monitor @ GLD)



(Pair Monitor)




Development of readout ASIC

Performance requirement for readout chip

- Hit distribution of pair background } 2-dimensional pixel
- Hit count depending on time } Count & save
- Less than 10% accuracy of measurement } every 1/16 train
- Completion of readout
by the time the next beam train comes } Readout for 200ms
- Radiation tolerance : 2 Mrad / year

(ILC beam)




We designed the chip
based on them.

Design for readout chip


<Overall structure>

- ASIC with analog & digital
- Readout pixel : $6 \times 6 = 36$



<Readout pixel>

- Register : 16




We produced the chip based on them.


Prototype of readout chip

- Produced by MOSIS
- CMOS 0.25 μm process by TSMC
- Size of chip: $4 \times 4 \text{ mm}^2$
- Size of readout pixel: $400 \times 400 \mu\text{m}^2$




(Design of chip)



(Picture of chip)



Setup for test




Shift register

For example...

When we make $\begin{cases} 3 & X_shift_clock, \\ 2 & Y_shift_clock, \end{cases}$

we can select $(X,Y) = (3,2)$.




It is possible to select all readout pixels.

Test for shift register

Select signal goes outside chip after the **7th shift clock**.




X (or Y) **shift-complete pulse**



**Test for shift register
by using X shift clock**

Test result of shift register




**Shift-complete pulse is rising
after the 7th shift clock.**

(same as Y direction)


Shift register is correctly working!

Test for amplifier

1. Input of test pulse
2. **Amplification** of test pulse (x 3.5) ← **Monitor**
3. Output of digital pulse



Test result of amplifier



- Amplification starts at trigger's rising.
- Amplification finishes at trigger's falling.
- Voltage of input : 0.2V
- Voltage of output : 0.7V $\times 3.5$

Amplifier is correctly working!

Conclusion & plan

<Conclusion>

- We designed the chip based on the requirement.
- We made prototypes of readout chip.
- **Shift register** and **amplifier** are correctly working.

<Plan>

- Test for counter and register
- Test for radiation tolerance

