


# **SiLC R&D new outcomes & results**

***IWLC2010, International Workshop on L.C. 2010***  
***October 18-22, 2010, Geneva (CH)***




***A.Savoy-Navarro, Université Pierre et Marie Curie/IN2P3-CNRS***  
***on behalf of the SiLC R&D Collaboration***



# THE GOALS of SiLC R&D Collaboration:

To develop the next generation of Large area Silicon Tracking system for the Future Linear Collider





# THE GOALS of SiLC R&D Collaboration:

To develop the next generation of Large area Silicon Tracking system for the Future Linear Collider

**Better performances:**  
*Momentum & spatial  
resolutions  
Time stamping  
Power cycling*






# THE GOALS of SiLC R&D Collaboration:

To develop the next generation of Large area Silicon Tracking system for the Future Linear Collider

**Better performances:**  
**Momentum & spatial  
resolutions**  
**Time stamping**  
**Power cycling**

*Radiation hardness  
is not an issue*





# THE GOALS of SiLC R&D Collaboration:

To develop the next generation of Large area Silicon Tracking system for the Future Linear Collider

**Better performances:**  
*Momentum & spatial  
resolutions  
Time stamping  
Power cycling*

*Radiation hardness  
is not an issue*

**Lower Material  
Budget**





# THE GOALS of SiLC R&D Collaboration:


To develop the next generation of Large area Silicon Tracking system for the Future Linear Collider

*“Generic”: Working on 2 tracking concepts: Si+TPC (ILD) & All Si (SiD), applied to ILC case and now CLIC case.*


**Better performances:**  
Momentum & spatial  
resolutions  
Time stamping  
Power cycling

*Radiation hardness  
is not an issue*

**Lower Material  
Budget**







# The SiLC R&D Collaboration

(Till Oct. 2010)

## USA

Michigan University  
UCSC & SCIPP

**Close connections:**  
**FNAL** (M. Demarteau  
+ B. Cooper; t.b. )  
*SLAC (test beam tbc)*

## Europe

Barcelona U.  
**CNM-IMB/CSIC, Barcelona**  
Rutherford Lab, Didcot  
**HIP, Helsinki U./VTT**  
IEKP Karlsruhe  
Moscow St. U. & SiLAB  
NRNU, Obninsk  
LPNHE/UPMC, Paris  
Charles U. in Prague  
IFCA/CSIC-Cant U. Santander  
INFN Sez. Torino & Torino U.  
**U. Trento & FBK**  
IFIC/CSIC, Valencia  
HEPHY, Vienna

**Close connections:**  
**CERN** (bonding Lab, Test beams)  
**DESY** (EUDET, ILD, test beams)  
**Synergy** with LHC construction &  
Now upgrades

## Asia

Korean Universities around  
KNU & **ETRI**  
KEK & Tokyo U.  
**Hamamatsu HPK**  
**Close connections:**  
BELLE II  
And now  
Muon g-2/EDM J-PARC  
*KEK test beam*

**EUDET (06-10)**

**AIDA ≥ 11**





# *Outline*

- Latest advances on the 3 basic R&D objectives:
  - New sensors
  - New FE and readout electronics
  - related mechanical issues
- Tools developed to achieved R&D objectives
  - Simulations
  - Lab test benches and test beams
- Outcomes from detector concepts LOI's & preparation of DBD's
- Synergies, Outcomes & perspectives





# I.- R&D BASIC OBJECTIVES

- R&D on sensors
- R&D on FEE and READOUT
- RELATED MECHANICAL ISSUES






# R&D on sensors: the roadmap

- The microstrip sensors **BASELINE**
  - => Standard but **new planar strips**
  - => *Alignment-friendly* strips
  - => **Edgeless** planar **strips**
- 3D technology based sensors
  - => “SOI-like” **Edgeless strip sensors**
  - => 3D short strips
  - => 3D pixels

**GOALS = get the industrial firms to produce:**

- Larger wafer (6”to 8”), thinner 200  $\mu\text{m}$ , smaller pitch (50 $\mu\text{m}$ )
- Possibly DSSD, now 6”, 320  $\mu\text{m}$  thick, 50  $\mu\text{m}$  pitch (new HPK)
- Decreased non-active edge (from a few hundreds down to 10-20  $\mu\text{m}$ )
- Direct connection of FEE onto the strip sensor.





***One remark:***

***Strips are not old hat!***

***See next....***





# Standard new planar strips from HPK

## HPK order: STARTING POINT for SiLC


### SiLC Collaboration order at Hamamatsu HPK:

- 30 pieces single-sided 6" wafer
- 5 pieces. alignment sensors of same layout, but hole for laser in backplane metallization

(no anti reflection coating: ARC) =>  
measured T=20% (as CMS)

### Specifications:

- Wafer thickness : 320  $\mu\text{m}$
- Depletion voltage around 75V
- 1792 AC-coupled strips, individually biased via poly-Si resistor (20M $\Omega$ )
- Strip pitch: 50  $\mu\text{m}$  pitch,
- Strip width: 12.5 $\mu\text{m}$
- No intermediate strips
- Additional test structures around the wafer




**A new step w.r.t those in current LHC trackers.**

**HEPHY fully tested them in order to establish the next steps (test structures).**

**HEPHY & LPNHE built Si modules with these HPK sensors & characterize them in test beams (see later)**



# New sensors: DSSD



After 2 years of intense search for 6" DSSD and negotiations with CANBERA, SINTEF, MICRON=>


2009/8: HPK starts

6" DSSD production line.

- 2009/9: 6" design submitted to HPK
- 2010/3: Prototype sensors from pilot batch delivered to KEK
- Electrical characterization (97% strip yield)

	p side (r- $\phi$ )	n side (z)
Sensor Area	124.88x59.60 mm	
Active Area	122.90x57.72 mm	
Wafer	6" diameter 320 $\mu$ m thick	
Full depletion Volt.	100 V	
Strip pitch ( $\mu$ m)	75	120
Readout pitch ( $\mu$ m)	75	240
Readout channels	768	512

AC coupled & Poly-Silicon resistor biasing




HAMAMATSU



# New trapezoidal 6" DSSD

## Trapezoidal Sensors (Micron)




- Full wafer designed using self-developed framework
- Including test structures and mini sensors to test different p-stop designs

- ❖ These sensors were delivered in July by MICRON
- ❖ Electrically characterized at HEPHY
- ❖ Tested at the SPS test beam less than 2 weeks ago; analysis in progress.


*NOTE: These trapezoidal DSSD sensors could be a good baseline for the 4 last FTD disks*

Trapezoidal sensor with test structures







# New developments on “standard planar strip” in Korea (KNU & ETRI)






# Goals for these new sensors



Linear Collider



N-side

readout pad

out




Sensor type		Size (cm <sup>2</sup> )	No. of ch.	Pitch (μm)
Single-sided	DC-coupled	3.5 × 3.5	32	1000
		3.8 × 2.8	64	200
	AC-coupled	3.5 × 3.5	64	500
		3.8 × 2.8	128	200
		3.8 × 2.8	256	100
Double-sided	DC-coupled	5.5 × 3.0	512	50
	AC-coupled	2.8 × 2.8	256	100
		2.8 × 2.8	512	50

### Sensor prototypes:

- Fabricated in <100>, high resistivity
- 380μm, n-type, 5"/6" wafers
- Electrically characterized
- Tests Radioactive Source
- SNR>15

=> ETRI proven Fab. line



# Going to 8'' wafers

## ➤ Fabrication facility in Korea

- ETRI is proved to be good fabrication facility (5/6'' wafer process)
- We discuss the **NanoFab center** for production of DSSD (8'' wafer process)
  - **could not get the high resistivity double-sided polished 8'' wafer**
  - **decided using the single-sided polished high resistivity 8'' wafer**
  - **and did mechanically polishing the other side**
  - **takes more time than what we expected (still in fab.)**
  - **this is their first time doing DSSD fabrication on 8'' wafer**

*Here also competition between founders could be the best way to get 8'' wafer techno*






# Edgeless strips sensors: Why?

Edgeless sensors decrease the non active edge regions of sensors (usually of a few hundreds of microns) down to about 10 to 20  $\mu\text{m}$ .

Our interest in edgeless or active edge sensors is motivated by:

- ✓ allow building large area Silicon trackers seamlessly tiled detector matrices,
- ✓ thus no need for sensor overlap
- ✓ easier to build
- ✓ decrease of the material budget
- ✓ improvement of the tracking performances both in momentum and spatial resolution.



*Two solutions based on the edgeless strip based on Edgeless planar and Edgeless SOI technologies are pursued.*


# EDGELESS STRIP SENSORS



courtesy  
Dalla Betta &  
Povoli


## Standard detectors

- ▶ In standard detectors a dead border region must be present
- ▶ In a good design cracks and damages on the edges should be at least at a few hundreds of micrometers away from the depleted region
- ▶ Total dead region  $a + d \geq 500 \mu\text{m}$




## How to limit dead region?

- ▶ Cut lines not sawed but etched with Deep Reactive Ion Etchin (DRIE) and doped



Diode detectors  
with different edge  
configuration



ALICE  
pixel  
sensors

Strip  
detectors

Test  
structures

## Problems

- ▶ Process is more complicated
- ▶ Need for support wafer
- ▶ Finding the correct "d" to limit early break-down phenomena


- Trench etching steps investigated on test wafers
- TCAD simulations for breakdown prediction






# EDGELESS STRIP SENSORS

**BUT:**



Modified process - better results




The previous batch didn't went as expected => new batch is being made & will be submitted to electrical tests. If OK will be delivered for Nov tests.  
Technology will still need some more prototypes to be optimized (next few years)



# SOI-like Edgeless strip detectors

VTT TECHNICAL RESEARCH CENTRE OF FINLAND

## EDGELESS DETECTORS on 6" (150 mm) WAFER



VTT achieved fabricating:

- edgeless strips & pixels sensors
- on 6" SOI wafer
- based on alternative fabrication process w.r.t 3D processing with poly-Silicon filling
- Easier & more feasible fab. line.
- Two different designs produced: p-on-n and n-on-n
- Electrically characterized: CV, IV and breakdown voltage

- 2 sensors DC coupled delivered
- 2 AC coupled will be delivered for Nov run

▪ No need for polySi filling, planarization & separate ICP dicing

Alternative

Fab. →

- Fast process and no bowing of the wafer
- Detector sustain handling – no edge cracking
- Physical inactive edge region  $\sim 1 \mu\text{m}$
- Requires non-planar lithography => readiness available at VTT






# High Transmittance strip sensors


- Transparent sensors for Si-tracker position monitoring (AMS idea)
- R&D line – Improve photodetection characteristic of “conventional” microstrips
- Two handles:
  - Replacing non-transparent Al electrodes by a Transparent Conductive Oxide (ITO, AZO, Poly)
  - Adjusting the layer thickness to reduce reflectance, including ARC in default sensor design.

***Unique detailed simulation to study/optimize the sensors developments !!***


- 5+1 wafers
- 12  $\mu$ strip detectors per wafer (6 with intermediate strips, without metal contacts)
- 50  $\mu$ m RO pitch (25  $\mu$ m interm. strip)
- 256 RO strips
- 1.5 cm length varying strip width (3,5,10,15  $\mu$ m)



1<sup>st</sup> successful wafers



After last passivation layer  
 T<sub>max</sub> about 60% (7 layers)  
 Compare with 20% @



See M. Fernandez's talk

# Strip sensors are the baseline

- But SiLC is also keeping an opened eye on smaller sensors: 3D strixels and pixels
- The long term objective could be to mix sensor types => “hybrid Si detector”
- or an all-pixel’ tracker as proposed by Ch. Damerell


Will be starting to be studied with simulations  
at the same time new sensors are tested in  
T.B.






# Strixels & pixels prototypes

3DDTC-2b produced by FBK




SiPM-based sensors (NRNU): to be tested in Nov.




## Microstrip detector features

Substrate thickness	220	$\mu\text{m}$
Junction column depth	120	$\mu\text{m}$
Back column depth	190	$\mu\text{m}$
Lateral depletion	$\sim 20$	V
Strip leakage current	$\sim 1$	nA
Strip capacitance	$\sim 7$	pF
Coupling capacitance	50	pF

102 x 102 columns array  
80 $\mu\text{m}$  inter-column pitch



SPT pixels  
(see Ch Damerell's Talk)



Delivered, to be tested in 2011.



# I.- R&D BASIC OBJECTIVES

- R&D on sensors
- R&D on FEE and READOUT
- RELATED MECHANICAL ISSUES






# F.E.E. General description

Baseline: Full readout chain integrated in one chip developed in two steps


- ↑ EUDET BASELINE
- Preamplifier-shaper
  - Sparsification : Trigger decision on analogue sums
  - Sampling : 8-deep sampling analogue pipe-line
  - Analogue event buffering: : Occupancy: 8 deep event buffer
  - On-chip digitization : 8-bit ADC
  - Calibration and **calibration management**
  - *Full digital handling of the chip running operation*
  - *Power switching (ILC duty cycle)*
  - *Fault tolerance*
- ↓ BEYOND

In addition: two “conventional” FE ASIC: VA1’ and APV25

***Developed up to now: the ILC case (slow machine)  
starting the work on the fast cycle case (see later)***



**Ultimate goal: Developing a mix-mode FE readout with pulse-height reconstruction, zero suppression, full digital control (highly fault tolerant, flexible/robust) power cycling, in DSM CMOS technology**







Channel n+1

Channel n-1

reset

Preamplifier + Shapers

Sparsifier

$$\sum \alpha_i V_i > th$$

Time tag

reset

Analog samplers, (slow)

Wilkinson ADC

Counter

Clock 3-96 MHz




Can be used for a "trigger"

EUDET Baseline FE-readout chip


Ch #

Waveforms

# SiTR\_130-4



SPS-CERN  
Nov 2007






HPK sensor, MPV of S/N = 23  
(4 channels clustering with refine algorithm)  
(9.15x2=18.3 cm strip length)



# Beyond #1: SiTR\_88-130UMC version

**LPNHE**  
Laboratoire de  
physique nucléaire  
et des hautes énergies

Barcelona U.



SiTR\_88-130 first full mixed mode analogue/digital achieved Using DSM CMOS UMC 130nm

Analogue part well within the specs.

Overall power dissipation per channel: 1.2mWatt






# BEYOND #2: Development of SiTR\_130IBM-128 full mix mode FE readout ASIC


## 1<sup>st</sup> step: SiTR\_BLOCS

- Revised Design of the main components of the analogue FE architecture of the SiTR ASIC, following the recommendations of the Review Committee of March 15, 2010 (International experts from CERN and E.U. Institutes).
- Work performed at LPNHE with collaboration of Microelectronics Pole Alsace (T.H. Pham & Software experts) and CERN Microelectronics Group
- CMOS IBM 130 nm ( 1.5 V)
- 3 different amplifier-shaper designs ( CR-RC programmable; 3 bit)
- Single ramp Wilkinson ADC ( 8 bits )
- Analogue memory cell with write/read switches.
- Successfully submitted to IBM Foundry via CERN on June 15


# Amplifier - Shaper V1



## Filtrage



## Amplificateur



Gain : 19.4 mV/MIP


Sh\_Time: 600ns – 1us

Noise @ 1 us : ~ 346 + 19,5 e/pF


Linearity < 1% ( 15 MIP )

Power dissipation: 450 uW

# Amplifier - Shaper V2



## Amplificateur



**Gain : 20 mV/MIP**

## Sh Time: 550ns – 1us

**Bruit @ 1 us :  $\sim 189 + 18,9 \text{ e/pF}$**


**Linéarité < 1% ( 15 MIP )**

**Consommation : 334 uW**



# Amplifier - Shaper V3

## Différentiel



**Gain : 20 mV/MIP**

## Sh\_Time: 700 ns – 1 us


**Bruit @ 1 us : ~ 698 + 17.7 e/pF**

**Linéarité < 1% ( 15 MIP)**

**Consommation : 540 uW**



CMFB



Analogue Input

Ramp Input

Latch

# NEW ADC SCHEMATICS

Amine Lazhar, Master INSA-Lyon, LPNHE

12b

Offset ramp

Slope ramp

Startconv

GRAY  
C  
O  
U  
N  
T  
E  
R

Clk\_48MHz

RST

Générateur de Ramp

OUT\_rampe

Bloc de 8 comparateurs

Bit de commande

Démux  
8 a 1

OUT\_Demux

BUFFER\_C1


# New ADC Layout



*Amine Lazhar, Master INSA-Lyon, LPNHE*

Amplificateur Miller

Le Bloc de 8 comparateurs



Source de courant

Demux 8 à 1






# SiTR\_Blocs Layout

3 solutions  
preamplifier -  
shapers

3 prototypes  
operational  
amplifiers



Analogue  
Pipeline Cell







2 A/D solutions

One prototype  
RC amplifier

Area=  $4\text{mm}^2$


68 Pads (17 pads\*4).

*Submitted to IBM Foundry June 30, 2010*



Mixed  
 Analogue/  
 Digital =>  
 SiTR  
 Chain  
 Modeling

# the 128 ch Si-FE ASIC



Beyond the SiTR\_130-UMC deliverable achieved in 2007 with test beam on Si prototype, a new version is developed in two steps and aims to a full mix mode Analogue/Digital chip


- The first step was keeping the UMC technology -> SiTR\_130-88
- The second step now underway, with IBM-130 technology and upgraded analogue FE & digital parts will give the 128 ch ASIC. This chip will then be able to equip larger size Si prototypes, these coming years.

It is also requested for other applications (see next slide)



Muon g-2/EDM experiment projected at J-PARC is interested in an adaptation of SiTR to its case:

*Comparison between time sequence of g-2 precession & CLIC cycle*



## New electronics

Shaping time ~20 ns

Peaking time

Noise <1000 ENC

Time stamp :

A few nsec

Power consumption


Power cycling?

Effect on B-field?

130nm CMOS tech.


Many common points  
with ILC design &  
even more with  
CLIC

## Equipment of the Silicon tracker for g-2/EDM at J-PARC




<i>F.E. Items</i>	<i>LC</i>	<i>g-2/EDM</i>
Machine cycle	Similarities CLIC	(See previous figure)
ASIC Technology	CMOS DSM	CMOS DSM
ASIC Architecture:		
• Mixed Mode	Yes	Yes
• Fast VFE	Yes (CLIC)	Yes
• Full signal processing	Yes	Yes
• Common blocks	ASD+pipeline storage	ASD+pipeline storage
• A/D	ADC	Wilk-ADC→TDC
• A/D Multiplexing Factor	≥128 (256)	128
Time stamping	Yes (two cases: 10 ns or 0.1 ns eventually CLIC )	Yes (2 ns)
Power cycling	Feasible	Feasible
Low power dissipation	Yes	Yes


# Sensors with integrated pitch adapters



STA=standard




PA Single: Closeup




PAS=Pitch Adapter integrated with Single metal layer

512=PAD with 512 short strips



PA Double: Closeup




PAD=Pitch Adapter integrated with Double metal layer

*Courtesy of Th. Bergauer*


*(Also under consideration for CMS upgrade)*



# Sensors with integrated pitch adapters




PA Single: Closeup




PAS=Pitch Adapter integrated  
with Single metal layer

512=PAD with 512 short strips

Fig. 4. 3D view of  
a silicon strip  
detector utilizing  
routing lines with  
a dedicated  
metal layer  
(green) on top of  
the aluminium  
strip layer.




CMS upgrade  
*F. Hartman*




(Also under consideration for CMS upgrade)


A kapton flex circuit with several APV25 chips (thinned to 100  $\mu\text{m}$ ) will be mounted on a DSSD and both sides of strip signal will be readout. The opposite side strips are read with folded kapton tabs. The kapton “hybrid” buses signals from strips & services to strips




a) Top view:



b) Side view (cross section):



ATLAS upgrade  
(Ph. Allport)




*N.B. ATLAS upgrade is also developing TAB based connection*




# Chip on sensor readout


A kapton flex circuit with several APV25 chips (thinned to 100  $\mu\text{m}$ ) will be mounted on a DSSD and both sides of strip signal will be readout. The opposite side strips are read with folded kapton tabs. The kapton "hybrid" buses signals from strips & services to strips



a) Top view:



section):



Top and Bottom side ORIGAMI for BELLE II (1<sup>st</sup> try with 4" sensor)









# I.- R&D BASIC OBJECTIVES

- R&D on sensors
- R&D on FEE and READOUT
- **RELATED MECHANICAL ISSUES**



# Modules for T.B.

- Developed new expertise & tools: LPNHE
- with bonding Lab at CERN
- or:
- Existing expertise & tools: IEKP, HEPHY




# Module Stacks=>Si system prototypes

- ❖ 8 Modules have been screwed together
- ❖ To be mounted in between EUDET telescope
- ❖ Stack of 8 modules allow autonomous tracking



- ❖ 5 Modules in faraday c
- ❖ autonomous tracking
- ❖ Integrated telescope
- ❖ Integrated laser
- ❖ Multipurpose: test various sensors&FEE

Scintillators







# Alignment: special issue at LC (high prec. + push pull)

## 1) *Fully FEE/DAQ integrated laser system alignment when several Si layers to align*

- Aim: align Si microstrip sensors using IR laser tracks




Precision:  $\sigma = 2.3 \mu\text{m}$



P. Kvasnicka

2) *Another laser system* to shine on dedicated gratings connected to detector elements: position of different sub-detectors relative to each other and variation on alignment of each detectors. Can be used *during or outside data taking*: independent DAQ => **PUSH PULL CASE!**

**Laser + dedicated pixel sensors at the strategical points** →



# TOOLS

- **Simulations**

- **Fast Simulations: LiCToy**
- **Detailed GEANT4 based simulations**
- **Forward simulations studies**

- **Test benches and test beams**


# FAST SIMULATION: LiCToy

*M. Valentan, W. Mitarof et al.*


The “LiC Detector Toy” allows investigating the track parameter resolution via Monte Carlo, for optimizing a detector set-up.

It features:

- Simulation of the track sensitive part with a B- field, and its material budget;
- Support of measurements by Si pixel and strip detectors, and a TPC;
- Track reconstruction by a Kalman filter, including tests of goodness of the fits.



**An integrated graphics user interface (GUI) available;**




- LiCToy was instrumental for many LOI's optimization studies (M. Valentan)
- Now very much used for CLIC CDR studies




# DETAILED SIMULATIONS

ILD Silicon Envelope




All Silicon Concept



**Forward region:**  
***M. Vos, J. Duarte & al.***  
***(B.U.+IFIC+IFCA)***  
✓ Lot of work dedicated to the Forward Region in ILD concept  
✓ More recently in CLIC WG3 context.  
✓ See also *W. Mitarof (HEPHY)* presentation

Ex of CLIC studies: changing number of internal layers in “ILD-CLIC”




**Latest on GEANT4 based simulations: Silicon tracking in MARLIN-MOKKA, preparing for DBD in 2012 and also CLIC-CDR (flexibility) See *A. Charpy's* presentation**

# TOOLS

- Simulations
- **Test benches and test beams**
  - ❖ Developments of tools for test bench
  - ❖ Test beams focusing on testing performances of “standard strips structures & new direct connections
  - ❖ Test beams for tests of novel sensors &/or new FEE edgeless, A.F. , others...new FEE chip versions
  - ❖ Combined tests with other subdetectors:  
TPC + Si Envelope prototype



# Example of test bench set-up for testing the new FEE readout chip






# Standalone, portable, multipurpose test set-up


*Ex: Tests at the Lab of the A.F. HPK sensors  
with IR laser both **by IFCA** and LPNHE*



Tests of alignment system  
based on AF HPK sensors




Alignment test with IR laser




Signal reconstruction with  
or without pedestal subtraction



# DAQ Electronics




*VA1' ASIC used  
as reference  
devices*



# DAQ software (new for new FEE readout system)

**LPNHE**  
Laboratoire de  
Physique Nucléaire  
et des Hautes Energies



NARVAL:


- o Distributed DAQ written in ADA language
- o Divide the acquisition into activities called actors (ADA)
- o 3 basic actors:
  - Producers
  - Filters
  - Consumers
- o Dedicated Libraries in C/C++/ADA
- o High Flexibility with very simple scripts & xml files

**2 other DAQ lines used by SiLC based on system were developed by other experiments (synergy)**

- **APV25 based** => hardware & software developed for CMS & also BELLE application.
- **ALIBAVA** developed by Liverpool, CNM-Barcelone and IFIC Valencia (ATLAS et al..)



# SPS May 2010 T.B.:Online plots



# SPS May 2010 T.B.:Online plots



☒ Multiple Events

To : 1000

Modules

☒ Module 0

☒ Module 1

☒ Module 2

☒ Module 3

☒ Module 4

☐ Module 5

☐ All Modules

DAQControl

Pedestal

Run

Launch Narval GUI

Clean Narval Server

Select File

99%


1039 EVENTS to scan ;)

Pedestal File Selected

Change


Signal Vs Channel

SignalVsChannel\_M\_0




Subtrated Signal Vs Channel

m\_pSignalSubtractedVsChannel\_M\_0




Hits Channel Vs Module Id

m\_pSignalDistribution\_M\_0



Signal Distribution

ChannelHitsVsModule






# Testbeam Analysis

CU Prague

- ❑ In a testbeam, we study prototype modules (reliability, S/N, charge sharing, resolutions etc.). Therefore,
  - o Geometry of testbeam setups is intentionally made simple
  - o Tracking is used for alignment and calculation of resolutions. Simple tracking is used to obtain simple statistics of residuals for resolution estimates
- ❑ So testbeam analysis is different from analysis in big experiments, BUT
  - o Studies of resolutions and detector response statistics can help to correctly define the parameters of tracking engines.
  - o Studies of cluster parameters and charge sharing can contribute to better hit reconstruction






# Test beam on HPK test structures

HEPHY  
Institut für Hochenergiephysik

OAW  
Österreichische Akademie  
der Wissenschaften

Setup:



Performed on H6B SPS-CERN in August 2008.  
Goal: Characterization of the test structures in the  
HPK sensors

without top cover  
microbonds are used to connect  
hybrid, APVs and sensor



Vienna hybrid


Isoval11 frame

two APV25 chips

HV

sensor





TESTAC:

strip width [μm]	intermediate strips
5	no
10	no
12.5	no
15	no
20	no
25	no
5	single
7.5	single
10	single
12.5	single
15	single
17.5	single
5	double
7.5	double
10	double
12.5	double

## Tracking: Overview

*Detailed tracking analysis between different zones*


### Specific tasks:

- Determine resolutions in individual zones of the sensor to find optimum strip configuration
- Two independent tracking schemes:

### Only strips

One strip detector as DUT, other 7 as telescopes

Scintillators



### EUTels

One strip detector as DUT, other strip detectors only accounted for multiple scattering

Scintillators




Figure 1: Microscopic image of the poly-silicon resistors at the transition for zone 6 to 7. The red lines indicate the p<sup>+</sup> strips underneath the resistors

*Telescope does not cover the sensor area => need of 3 runs each with 10<sup>5</sup> data*

7x7mm<sup>2</sup>






Figure 9: Area of the sensor covered by the Telescope's active area.







# 2008 SPS beam on HPK test structures




## Spatial resolution vs strip geometry



## Correlation between 2 extreme modules






X-X correlations, eutel 2 and dut 0




- 9  $\mu\text{m}$  resolution if no intermediate strip
- 5 or 6  $\mu\text{m}$  resolution if 1 or 2 intermediate strip

Correlation between EUDET telescope & module 0





## Test beam at SPS-beam 2009 → 2010





Combined with EUDET  
Telescope

Not due to noise increase  
but to signal loss

Reason:

- capacitance of integrated coupling capacitor gets extremely low when metal strip moves away from implant in routing region
- Remedy: routing on dedicated, second, metal




Chip glued on sensor:  
wire or **bump** bonding  
and test new DSSD

Results from 2009 test beam

Some misunderstanding in  
J.C. Brient's talk








Test beam at SPS-beam  
2009 → 2010



Combined with EUDET  
Telescope

Not due to noise increase  
but to signal loss

New run in 2010 with  
Improved processing  
technology






**To be tested:**

# Beam test at SPS-CERN, 120 GeV protons

Sept 26 to Oct. 11, 2010



**ITE Double metal sensor**



**Baby DSSD Micron**



**CNM Polysilicon sensors tested both with APVDAQ & ALIBAVA (in parasitic mode)**


Thomas Bergauer (HEPHY Vienna)





# Micron double-sided sensors

Double sided baby sensors using three different p-stop geometries on n-side:

- Necessary for electrical stop isolation
- Drawbacks: charge loss can occur





Shape of p-stop patterns:




Wafer design for Belle-II  
experiment

# Micron DSSD Signal and SNR


P-side



N-side




- Signal loss on n-side due to atoll p-stop configuration
- This can also be seen on Signal-to-Noise-plots (right) at cluster sizes > 1



# CNM poly-silicon sensors


(see also M. Fernandez and I. Vila)

Hitmap




- Sensors with poly-silicon lines act as voltage divider of signal
- Allows to measure coordinate along the strips
- Beam-test: test different positions (right)

Sensor hit on near side



Sensor hit on far side










# STANDALONE & MULTIPURPOSE T.B. INFRASTRUCTURE


- 5 motorized & controlled movements: 4 linear + 1 rotation; 2 movements for test bench; 3 for a 3D DUT scan
- Main feature: highly precise position repeatability: with linear mvt  $\square$  0.1 mm and rot  $\square$  0.01 degree (tested by TB)
- Control by LabView and linked to DAQ -> DUT positions /each run.





### LOGBOOK

run	jour	heure	Moteur 1	Moteur 2	Moteur 3	Moteur 4	nib evts	plot	file size
Run 1.txt	Thu 13 May 10	19:36	55	102	55	60	5088	Run1Plot.jpg	195M
Run 2.txt	Thu 13 May 10	21:17	55	102	50	60	2004	Run2Plot.jpg	89M
Run 3.txt	Thu 13 May 10	22:04	55	102	45	60	annulé		99M
Run 4.txt	Thu 13 May 10	22:17	55	102	40	60			108M
	Thu 13 May 10	22:52	55	102	40	60			
Run 5.txt	Thu 13 May 10	23:45	55	135	40	60			55M
Run 6.txt	Thu 13 May 10	?	55	135	variable	60			62M
Run 7.txt	Thu 13 May 10	?	55	135	70	60		Run7Plot.jpg	38M
Run 8.txt	Thu 13 May 10	?	55	135	70	60	60000 (?)		1400M
Run 9.txt	Fri 14 May 10	08:46	55	135	70	80	1039		38M
Run 10.txt	Fri 14 May 10	09:10	55	135	70	100	1034		38M
Run 11.txt	Fri 14 May 10	09:25	55	135	70	120	1047	Run11Plot.jpg	38M
Run 12.txt	Fri 14 May 10	09:44	55	135	70	130	1025	Run12Plot.jpg	45M
Run 13.txt	Fri 14 May 10	10:04	55	135	70	20	961	Run13Plot.jpg	42M
Run 14.txt	Fri 14 May 10	10:18	55	135	70	30	1013		45M
Run 15.txt	Fri 14 May 10	10:50	55	135	70	50			956M
Run 16.txt	Fri 14 May 10	16:50	55	135	70	60			791M
Run 17.txt	Fri 14 May 10	16:55	55	135	70	70			948M
Run 18.txt	Fri 14 May 10	20:13	55	135	70	80			951M
Run 19.txt	Fri 14 May 10	23:30	55	135	70	75	57406		2800M
Run 20.txt	Sat 15 May 10	08:25	55	135	70	90	20046		950M
Run 21.txt	Sat 15 May 10	12:38	55	135	70	110	20038		950M
Run 22.txt	Sat 15 May 10	16:01	55	135	85	90	19997		948M
Run 23.txt	Sat 15 May 10	19:54	55	135	75	50			950M
Run 24.txt	Sun 16 May 10	00:17	55	135	65	75			950M
Run 25.txt	Sun 16 May 10	04:45	55	135	75	75	19999		950M
Run 26.txt	Sun 16 May 10	09:00	55	135	70	60			






Detailed test response uniformity along the region with Al back plane removed & also wrt region with Al in back plane (still in progress)




- 5 modules  
- different run conditions:  
positions, polar  
=> Lot of data!



# Data Analysis





Evaluate S/N for each position and verify result is independent of scan position.




In progress: Tracks reconstruction (5 layers)



# Nov'10: Test of new edgeless Si sensors (IRST+VTT+Paris)



Nov TB at CERN, with standalone infrastructure to test new Si strip technologies



And eventually even more (IFCA & NRNU)



updates on the test set-up are prepared

**DESY**

258 mm


163 mm

18 mm

**Final detector module thickness: 18mm+2 mm  
=> Safety clearance of 4mm to TPC & magnet**



**SiLC-  
LCTPC  
(HEPHY-  
IEKP)**



1<sup>st</sup> with Micromegas:  
=> set-up the test  
Pb with synchro  
between 2 DAQs  
=> Now test with 3GEM;  
more data to be taken  
=> Test set-up will continue running




**Goal: test Silicon Envelope to TPC**



# Developing Si tracking concepts:


- Preparation of the LOI's of ILC detector concepts:  
addressing integration issues for 2 tracking concepts

*Hybrid: TPC+Si*



*Fully developed in ILD concept by SiLC:  
(Evaluation by IDAG for LOI)*

*All Si-tracking*



*Several SiLCcollaborators in SiLC LOI  
SiLC is working on developing further  
the all-Si tracking concept (including  
longer term idea: strips-> pixels)*

- Now preparing for the DBD 2012



# The ILD Si Tracking Baseline System : the Si Enveloppe (SiLC)

External tracking detector (SET)

Time Projection Chamber (TPC)

TPC endplate and electronics



Endcap Tracking Detector (ETC)

Si Internal Tracking

SI Vertex Detector



Forward Tracking Disks (FTD)

- Full coverage
- Tracking hermiticity
- Improve P-resolution
- TPC distortion monitoring
- Time stamping
- Robustness
- Redundancy



**Low material budget**


Component	Layer #	# modules	# sensors/ module	# channels	Total surface m2
SIT1	1 <sup>st</sup> layer	33	3	66.000	0.9
	2 <sup>nd</sup> layer	99	1	198.000	0.9
SIT2	1 <sup>st</sup> layer	90	3	180.000	2.7
	2 <sup>nd</sup> layer	270	1	540.000	2.7
SET	1 <sup>st</sup> layer	1260	5	2.520.000	55.2
	2 <sup>nd</sup> layer	1260	5	2.520.000	55.2
ETD_F	X or U or V	82/quad =328/layer =984/ETD	2 or 3 or possibly 4	2.000.000	30
ETD_B	idem	idem	idem	idem	30




# SET/ETD: CAD & INTEGRATION

CAD design of the SET & SIT/SET possible common support (Torino)  
SIT: Korea+Torino+LPNHE


## CAD for ETD (LPNHE)



FTD:  
mix pixels  
+ strips  
+ A.F. strips  
system



## FTD: IFCA+IFIC



# Outcomes and perspectives

Apart from the **synergy with the *upgrades of the large area Si tracker at LHC (ATLAS & CMS)*** there are new important outcomes and perspectives for SiLC R&D:

- Opening to CLIC (FEE, time stamping, sensors, simulation studies & detector performances etc.)
- ATLAS TileCal
- ***Interest from short term future experiments***
  - BELLE II
  - g-2/EDM JPARC experiment




# Cosmic ATLAS TileCal test set-up at CERN

## 3 Tasks to be studied

Main motivation: to study the cosmic muon response using rather precise Info of the muon track passing through the calorimeter.


Tracking info will be delivered by the Si strip detector. The response can be compared to the test beam results (where tracking info was provided by the beam chambers) and to that of cosmic muons in the full ATLAS setup. Studies will focus especially on the intercalibration of the TileCal radial layers and associated systematics.

Cosmic trigger installed top/bottom scintillator pairs





*This test set-up will be pursued these next coming years*

BELLE II	Belle SVD	Belle upgrade SVD
Vertex detector (radius, cm)	4 layer DSSD ( $2.0 < R < 10.0$ )	2 layer DEPFET ( $1.8 < R < 2.2$ ) 4 layer DSSD ( $4 < R < 14$ )
Readout / shaping time	VA1TA / 0.8 $\mu$ sec	APV25 / 0.05 $\mu$ sec
Silicon area (m <sup>2</sup> )	0.6	1.2



## Belle II SVD



- Collaboration:
- ❖ Test beam infrastructure  
=> tests
  - ❖ FEE
  - ❖ Alignment system
  - ❖ Direct connect FEE/strips

2009/8: HPK starts 6" DSSD production line  
2009/9: 6" design submitted to HPK  
2010/3: Prototype sensors from pilot batch by KEK & Micron



EUDET-memo in preparation

*Will be pursued these next years*

# ***Concluding remarks***

- Lot of progress on all the fronts of R&D objectives, **focusing on well defined baselines**
- Very **intense test bench and test beam activities** that are **validating the advances** on the various R&D basic objectives
- With development of the needed tools (hard & soft)
- Developments of the **simulations**
- **Instrumental** participation **to the LOI's** (esp. ILD)
- Pursue **LHC synergy** (upgrades) & Opening to CLIC
- Launched **contributions** to other applications (**experiments**) **well focused and of direct interest for SiLC R&D goals:**
- **REAL ASSETS** for speeding up the developments of the **various R&D basic objectives**
- EUDET was instrumental for financing & job positions



