





Detector R&D towards the International Linear Collider

The LP Setup at DESY: a Status Report

Klaus Dehmelt DESY IWLC 2010 - CERN/CICG October 20th, 2010



The LP Setup





Oct. 20, 2010



2

LCTPC, the Collaboration









The TPC and the ILC



Size	$\phi = 3.6 \text{m}, \text{L} = 4.3 \text{m}$ outside dimensions
Momentum resolution $(3.5T)$	$\delta(1/p_t) \sim 9 imes 10^{-5}/{ m GeV/c}$ TPC only ($ imes$ 0.4 if IP incl.)
Momentum resolution $(3.5T)$	$\delta(1/p_t) \sim 2 \times 10^{-5}/{ m GeV/c}~(m SET+TPC+SIT+VTX)$
Solid angle coverage	Up to $\cos\theta \simeq 0.98$ (10 pad rows)
TPC material budget	$\sim 0.05 \mathrm{X}_0$ including the outer field cage in r
	$\sim 0.25 X_0$ for readout endcaps in z
Number of pads/timebuckets	\sim 1 - 2×10^6/1000 per endcap
Pad size/no.padrows	$\sim 1 { m mm} imes 4$ –6mm/ ~ 200 (standard readout)
$\sigma_{\rm point}$ in $r\phi$	$<100\mu{\rm m}$ (average over ${\rm L}_{sensitive},$ modulo track ϕ angle)
$\sigma_{\rm point}$ in rz	$\sim 0.5~{ m mm}~({ m modulo~track}~ heta~{ m angle})$
2-hit resolution in $r\phi$	$\sim 2 \text{ mm} \text{ (modulo track angles)}$
2-hit resolution in rz	$\sim 6 \ { m mm} \ ({ m modulo} \ { m track} \ { m angles})$
dE/dx resolution	$\sim 5~\%$
Performance	> 97% efficiency for TPC only (p _t > 1GeV/c), and
	> 99% all tracking (p _t $> 1 GeV/c)[6]$
Background robustness	Full efficiency with 1% occupancy,
	simulated for example in Fig. $1.2(right)$
Background safety factor	Chamber will be prepared for 10 \times worse backgrounds
	at the linear collider start-up

Performance goals and design parameters for a standard electronics ILC TPC





The TPC and the ILC



_			
	Size	$\phi = 3.6 \text{m}, \text{ L} = 4.3 \text{m}$ outside dimensions	
	Momentum resolution $(3.5T)$	$\delta(1/p_t) \sim 9 imes 10^{-5}/{ m GeV/c}$ TPC only ($ imes$ 0.4 if IP incl.)	
	Momentum resolution $(3.5T)$	$\delta(1/p_t) \sim 2 \times 10^{-5}/{ m GeV/c}~(m SET+TPC+SIT+VTX)$	
	Solid angle coverage	Up to $\cos\theta \simeq 0.98~(10 \text{ pad rows})$	
	TPC material budget	$\sim 0.05 \mathrm{X}_0$ including the outer field cage in r	
		$\sim 0.25 \mathrm{X}_0$ for readout endcaps in z	
	Number of pads/timebuckets	\sim 1 - 2×10^6/1000 per endcap	
	Pad size/no.padrows	$\sim 1 {\rm mm} {\times} 46 {\rm mm}/{\sim} 200$ (standard readout)	
	$\sigma_{\rm point}$ in $r\phi$	$<100\mu{\rm m}$ (average over ${\rm L}_{sensitive},$ modulo track ϕ angle)	
	$\sigma_{\rm point}$ in rz	$\sim 0.5 ~{ m mm} ~{ m (modulo ~track} ~ heta ~{ m angle})$	
	2-hit resolution in $r\phi$	$\sim 2 \text{ mm} \text{ (modulo track angles)}$	MPGD
	2-hit resolution in rz	$\sim 6 \ { m mm} \ ({ m modulo} \ { m track} \ { m angles})$	
	dE/dx resolution	$\sim 5~\%$	
	Performance	> 97% efficiency for TPC only (p _t > 1GeV/c), and	
		> 99% all tracking (p _t > 1GeV/c)[6]	
	Background robustness	Full efficiency with 1% occupancy,	
		simulated for example in Fig. $1.2(right)$	
	Background safety factor	Chamber will be prepared for 10 \times worse backgrounds	
		at the linear collider start-up	

Performance goals and design parameters for a standard electronics ILC TPC



The TPC and the ILC



Size	$\phi = 3.6 \text{m}, L = 4.3 \text{m}$ outside dimensions
Momentum resolution (3.5T)	$\delta(1/p_t) \sim 9 imes 10^{-5}/{ m GeV/c}$ TPC only ($ imes$ 0.4 if IP incl.)
Momentum resolution (3.5T)	$\delta(1/p_t) \sim 2 \times 10^{-5}/{ m GeV/c}~(m SET+TPC+SIT+VTX)$
Solid angle coverage	Up to $\cos\theta \simeq 0.98$ (10 pad rows)
TPC material budget	$\sim 0.05 \mathrm{X}_0$ including the outer fieldcage in r
	$\sim 0.25 \mathrm{X}_0$ for readout endcaps in z
Number of pads/timebuckets	~ 1 - $2{ imes}10^6/1000$ per endcap
Pad size/no.padrows	\sim 1mm $\!\times4\!-\!6\mathrm{mm}/\!\sim\!200$ (standard readout)
$\sigma_{\rm point}$ in $r\phi$	$<100\mu{\rm m}$ (average over $\mathcal{L}_{sensitive},$ modulo track ϕ angle)
$\sigma_{\rm point}$ in rz	$\sim 0.5 \ { m mm} \ ({ m modulo} \ { m track} \ heta \ { m angle})$
2-hit resolution in $r\phi$	$\sim 2 \text{ mm} \text{ (modulo track angles)}$
2-hit resolution in rz	$\sim 6 \text{ mm} \text{ (modulo track angles)}$
dE/dx resolution	$\sim 5~\%$
Performance	> 97% efficiency for TPC only (p _t > 1GeV/c), and
	> 99% all tracking (p _t > 1GeV/c)[6]
Background robustness	Full efficiency with 1% occupancy,
	simulated for example in Fig. $1.2(right)$
Background safety factor	Chamber will be prepared for 10 \times worse backgrounds
	at the linear collider start-up

Performance goals and design parameters for a standard electronics ILC TPC







- Large TPC prototype
 - *O(Ø*) ≈ 1 m

- low mass field cage
- modular endplate system for large surface GEM and MicroMegas system
- development of prototype electronics for GEM and MicroMegas
- Large bore magnet PCMAG JRA2:
 - B \approx 1 Tesla, $\mathscr{O}\approx$ 0.85 m, standalone He cooling, provided by KEK
 - infrastructure (control, fieldmapping etc.) through EUDET
- Si-envelope





The Field Cage

Klaus Dehmelt







Diameter: Inner 720 mm,

Outer 770 mm Wall thickness 25 mm Length 610 mm HV to be applied: up to 20 kV Tested up to 30 kV



The Field Cage





field cage with anode end plate



field cage with cathode end plate

ΪÜ













GEM and Micromegas



GEM

Micromegas

ΪĹ



GEM and Micromegas



GEM

Micromegas



ΪĻ



GEM and Micromegas



Micromegas



Read out by T2K AFTER-based electronics (Saclay)

GEM



Read out by ALTRO electronics (EUDET, Lund,CERN)

Test beam campaigns from October 2008 to September 2010 with several Micromegas and GEM modules

IIL









Double-JGEM modules (100µm thick)

- 28 pad-rows, 176 -194 pads (pad size ~ 1.1 x 5.4 mm²)
- Total 5152 pads/module
- 3 modules partially equipped (7616 channels)

Micromegas modules

- 24 pad-rows, 72 pads (pad size [2.7-3.2] x 7 mm²)
- Total 1728 pads/module
- Different resistive layers
- 1 (2) module(s) (partially) equipped









- **Measured quantities:**
- Drift velocity
- Pad response
- Track point resolution
- ♦ N_{eff}
- ◆ 1/p_⊤ resolution
- MarlinTPC used as reconstruction and analysis software
- See talks by Ryo Yonanime and Wen Wenxin

Both techniques show similar performance. Track point resolution extrapolated \rightarrow results as required or better for ILD-TPC













- anode plane
- GEMs
- readout plane
- quad-boards reinforcement of anode plane
- redframe

Readout: 2 quadboards (4 TimePix Chips each)

J. Kaminski, Univ. of Bonn





TimePix and T-GEM Module

See Xavier Llopart Cudie's talk









J. Kaminski, Univ. of Bonn



Klaus Dehmelt



Laser Calibration Setup





Pattern seen with Micromegas





Oct. 20, 2010



Klaus Dehmelt



Laser Calibration Setup





IIL









Klaus Dehmelt







Klaus Dehmelt

LP Mechanics









Design Study of the Magnetmovementtable

Support structures:

• TPC

IIL

- PCMAG
- F. Hegner, V. Prahl, R. Volkenborn, DESY







Support for the LP



















LP Mechanics









Si Envelope





S. Haensel **HEPHY Vienna**





Si Envelope





Combined test beam campaign with two Micromegas modules in Nov. 2009



S. Haensel HEPHY Vienna

İİL







Goal:

To demonstrate integration per channel of an analog frontend, an ADC and digital signal processing in a single chip.

Data processing of 100us of data sampled at 10MHz.

Prepare ideas for TPC readout in the ILC & CLIC

See Paul Aspell's talk

Current Design 8kWords shared memory per_channel_ digital ADC MEB readprocessor read-out out network channel 64 channels interconnection data network compresdigital sion ADC MEB processor

PCA. 16 Prototype P. Aspell/M. Mager, CERN

CSA



LTRO design

- Full chain new S-ALTRO16 chip prototype submitted
- Will be mounted on Multi-Channel Modules
- Towards new chip 64 channels
- CO₂ Cooling and power pulsing foreseen (to be tested in a 5T magnet)

23.50

50

The final electronics (could be S-ALTRO 64) will be usable for both GEM and Micromegas





GridPix Octopuce





Eight-chip matrix prototype with integrated Micromegas -InGrid-TimePix chip : 65 000 digital pixels (55 x 55 µm²) with time and TOT measurement Single electron capability







Klaus Dehmelt









See Paul Colas' talk

Grid GEM module with self-supporting structure

Seven Micromegas backplane integrated electronics (AFTER) modules











- Infrastructure for LP present and being used
- LP assembled, commissioned and being tested
- LP with three different amplification technologies
 operated
- Infrastructure for SiLC envelope installed
- First combined TPC-SET run performed
- ~24 weeks of test beam with LP operation so far
- >10M events recorded \rightarrow ~2TB data on GRID
- \rightarrow more to come









- Items to be completed:
 - Alignment system for LP within PCMAG to be tested/installed
 - DESY GEM module
- Further test beam campaigns (for the rest) of 2010 and beyond
 - DESY-GEM module with ALTRO electronics (end 2010?)
 - Seven Micromegas modules with integrated AFTER electronics (2012)
- PCMAG modifications in 2011





PCMAG Modification





Modification planned for $2011 \rightarrow -6$ months duration, after "finishing" beam tests

IL









• Items to be completed:

- Alignment system for LP within PCMAG to be tested/installed
- DESY GEM module
- Further test beam campaigns (for the rest) of 2010 and beyond
 - DESY-GEM module with ALTRO electronics (end 2010?)
 - Seven Micromegas modules with integrated AFTER electronics (2012)
- PCMAG modifications in 2011
- S-ALTRO16 to be prototyped
- See T. Matsuda's talk





ALTRO Electronics



EUDET readout FEC

Front End Electronics Architecture



Klaus Dehmelt

ΪĹ





Goal :

To demonstrate integration per channel of an analog frontend, an ADC and digital signal processing in a single chip.

Data processing of 100us of data sampled at 10MHz.

Current Design

8kWords shared memory

per_channel_







Goal:

To demonstrate integration per channel of an analog frontend, an ADC and digital signal processing in a single chip.

Data processing of 100us of data sampled at 10MHz.

Current Design

8kWords shared memory

per_channel_





Goals for the S-Altro16 electronics prototype:

The prototype pad modules has to fit into the present endplate

The chip size should be compatible with a realistic pad size. The final goal is to get down to 1×4 mm² pad size. The present pad size is about 1×5 mm² and the prototype should be compatible with similar size.

Power pulsing should be prototyped.

A solution for efficient cooling has to be found.

A realistic noise level should be achieved.

Experience with the S-Altro16 chip should guarantee a safe final step to the S-Altro64 chip.





L. Joensson, Lund Univ.



The are obvious disadvantages in mounting all the electronics directly onto the pad module.

Instead a system with Multi Chip Modules is proposed.

It is a fairly conservative approach, reducing the risks.

Cheaper to produce

It has several advantages in the prototyping phase.

It provides realistic prototyping for safely taking the final step to the S-Altro64 chip.

It offers better separation between analogue and digital circuitry and it offers great flexibility in terms of how the electronics components are organized.

The size of the MCM for the S-Altro64 chip is compatible with

1x4 mm² pads

It can be easily moved from a system with GEM readout to a system with MicroMegas readout.

Its modular structure allows re-design of the readout chain without affecting the pad board

L. Joensson, Lund Univ.



