# 

AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY

# Progress in development of LumiCal readout electronics and first testbeam results of a prototype detector sector

Szymon Kulis on behalf AGH-UST & FCAL Collaboration

Collaboration High precision design



Faculty of Physics and Applied Computer Science AGH University of Science and Technology

International Workshop on Linear Colliders 2010 (ECFA-CLIC-ILC Joint Meeting) CERN and CICG (International Conference Centre Geneva, Switzerland)

Szymon Kulis



### Agenda

- LumiCal readout architecture
- Readout ASICs development within EUDET
- First LumiCal Testbeam
- Multichannel ADC System on Chip development
- Summary and future plans





#### LumiCal readout architecture



Szymon Kulis



#### **Front-end Electronics**



- Cdet  $\approx 0 \div 100 \text{pF}$
- 1st order shaper (Tpeak  $\approx$  60 ns)
- variable gain:
  - calibration mode MIP sensitivity (~4fC)
  - physics mode input charge up to 10 pC
- prototypes fabricated and tested  $\rightarrow$  **fully functional** 
  - power consumption 8.9 mW/channel
  - event rate up to 3 MHz
  - Crosstalk < 1%



See more : M. Idzik, Sz. Kulis, D. Przyborowski "Development of front-end electronics for the luminoisty detector at ILC" Nucl. Instr. and Meth. A 608 (2009) pp.169-174

100

0.4

0.35

0.3

0.25

0.2

0.15 0.1

0.05 0 -0.05

0

Output voltage [V]



C<sub>det</sub> =26 pF

C<sub>det</sub>=48 pF C<sub>det</sub>=92 pF



### **10-bit pipeline ADC**



- 1<sup>st</sup> prototype
  - 8 pipeline fully differential stages
- 2<sup>nd</sup> prototype of complete ADC
  - 9 stages + S/H
  - digital correction
  - clock and power switching
  - external reference voltages

#### Both prototypes fully functional



See more: M Idzik, K Swientek, Sz. Kulis "Development of pipeline ADC for the Luminosity Detector at ILC" JINST 5 P04006 2010



#### **10-bit pipeline ADC | 2<sup>nd</sup> prototype performance and power scaling**



Total power includes also input/output buffers

- Typical parameters:
  - INL < 1LSB , DNL < 0.5LSB
  - SINAD = 57.7 dB
  - ENOB = 9.3

power consumption scales linearly in wide frequency range (4 orders of magnitude !)

- 0.8 mW/MHz @ 3.0 V (plot)
- 0.6 mW/MHz @ 2.6 V
- Useful also for slow control applications (voltage/ temperature monitoring)

Power on/off switching implemented and verified (~10 clocks needed to restart correct conversion)









Szymon Kulis

AGH



# AG H

#### First Testbeam | Crosstalk





#### **First Testbeam Position reconstruction** AGH



- Combined events from LumiCal sensor and Zeus telescope
- Each dot single event
- 2 million events

Szymon Kulis



### **First Testbeam** AGH Shower development



- Histogram of charge deposited in instrumented area for 2 x0 absorber thickness (top)
- Average charge deposited in instrumented area as a function of tungsten thickness (bottom)

Good agreement between measurements and MC simulations



#### Multichannel ADC SoC | 3<sup>rd</sup> prototype

- •8 channels of pipeline ADC
- •Digital multiplexer/serializer:
  - Serial mode (ILC baseline): one data link per all channels (max f<sub>smp</sub> ~ 4 MSps)
  - Parallel mode:
    one data link per channel (max fsmp ~ 30MSps)
  - Test mode (single channel readout)
- •High speed LVDS drivers (~1GHz)
- Low power DAC control references
- Precise BandGap reference source
- Temperature sensor

#### ADC ASIC 3<sup>rd</sup> prototype





## Multichannel ADC SoC | 3<sup>rd</sup> prototype static measurements





#### Multichannel ADC SoC | 3<sup>rd</sup> prototype dynamic measurements



- Typical dynamic (FFT based) measurement (top)
  - Fsmp 10 Msps
  - Finput ~500 kHz
  - SINAD 58.0 dB
  - THD 70.0 dB
  - SNHR 58.2 dB
  - SFDR 74.1 dB
- Dynamic parameters as a function of frequency (bottom)
  - Work up to  $\sim$  50 Mhz



#### Multichannel ADC SoC | 3<sup>rd</sup> prototype multichannel characteristics



- Transfer function measurement (top)
  - Gain spread <0.1%
  - Offset spread ~ 1%

- Crosstalk measurement (bottom)
  - Full scale sinus applied on channel 3
  - Channels separation > 75dB (no crosstalk)



#### **FPGA based DAQ for multichannel ADC SoC**



- ADC readout DAQ utilizes:
  - Xilinx Virtex5FXT FPGA with embeded PowerPC 440
  - 64MB DDR2 SDRAM
  - GigaBit Ethernet
  - XilKernel & IwIP based software
- Capturing data from ADC up to 400 MHz in LVDS standard

## Present **FPGA based DAQ** is a first step for **data concentrator**



#### **Readout system peripherals**

- bandgap based precise reference voltage source Vout =1.214 V +/- 1mV
- bandgap based temperature sensor ~ 5mV / deg
- fast LVDS driver and receiver (~ 1 Gb/s)
- low power small area voltage and current DACs
- first prototype of 1 GHz PLL based wire transceiver

#### All prototypes manufactured in AMS 0.35 technology and fully functional







#### Readout system peripherals 10-bit low power high swing DAC



See more: D. Przyborowski, M. Idzik "A 10-bit Low-Power Small-Area High-Swing CMOS DAC" IEEE Transactions on Nuclear Science, Vol. 57, No 1, pp 292-299

- 10th bit achieved by current reversing
- nonlinearities DNL & INL < 0.42 LSB
- ENOB ~ 9.8
- settling time 0.5 2  $\mu$ s
- Low power consumption < 0.6 mW
- Small area ~ 0.22 mm<sup>2</sup>



#### Szymon Kulis



#### Readout system peripherals 1 GHz PLL based wire transceiver

First prototype of serial transceiver (PLL based), using Clock & Data Recovery

- both transmitter (with 8 bit serializer) and receiver (with 8 bit deserializer) fully functional
- wide frequency range 120MHz 1GHz







- Two readout ASICs: front-end and ADC designed and fabricated within EUDET 6FP. Prototypes fully functional and ready for system integration
- Functionality of the chain: front-end + fanout + sensors, positively verified on test beam
- Prototype of Multichannel ADC System on Chip (containing: multiplexer, DACs, LVDS, bandgap reference, temperature sensor) fully functional and under tests, development will be continued within AIDA 7FP
- $\bullet$  Prototype of PLL based fast (~1GHz) serial transceiver functional, work in progress...
- **Short term plans** (~6months) for the next test-beam: Integration of multichannel front-end with multichannel ADC SoC and applying power pulsing
- **Longer term plans** (few years, AIDA 7FP): move some readout blocks to smaller size technology (promising candidate IBM 0.13  $\mu$ m), works already started...



