

Low mass, low power vertex detector for an ILC experiment based on μs fast CMOS pixel sensors adapted to 1 TeV running conditions

M. Winter (PICSEL team of IPHC-Strasbourg)

- Sensor design : coll. with IRFU-Saclay -
- Ladder design : PLUME coll. - STAR coll. - ALICE coll. - CBM coll.

Univ. Texas/Arlington – 23 Octobre 2012


Contents

- *VXD concept based on CMOS Pixel Sensors (CPS)*
- *Status of CPS and ladder developments (500 GeV running)*
- *Developments for 1 TeV running (0.18 μm CMOS process)*
 - ↪ *fast CMOS sensor (AROM) with μs level timestamping*
- *Plans until 2015 (incl. non-ILC realisations)*
- *Summary*

CMOS Pixel Sensors for the ILD-VXD


- **Two types of CMOS Pixel Sensors (CPS):**

- ✳ **Inner layers** ($\lesssim 300 \text{ cm}^2$) : priority to read-out speed & spatial resolution
 - ↳ small pixels ($16 \times 16 / 80 \mu\text{m}^2$) with binary charge encoding
 - ↳ $t_{r.o.} \sim 50 / 10 \mu\text{s}$; $\sigma_{sp} \lesssim 3 / 6 \mu\text{m}$
- ✳ **Outer layers** ($\sim 3000 \text{ cm}^2$) : priority to power consumption and good resolution
 - ↳ large pixels ($35 \times 35 \mu\text{m}^2$) with 3-4 bits charge encoding
 - ↳ $t_{r.o.} \sim 100 \mu\text{s}$; $\sigma_{sp} \lesssim 4 \mu\text{m}$
- ✳ Total VXD instantaneous/average power $< 600/12 \text{ W}$ (0.18 μm process)




- **2-sided ladder concept for inner layer :**

- ✳ Square pixels ($16 \times 16 \mu\text{m}^2$) on internal ladder face ($\sigma_{sp} < 3 \mu\text{m}$)
- & Elongated pixels ($16 \times 64 / 80 \mu\text{m}^2$) on external ladder face ($t_{r.o.} \sim 10 \mu\text{s}$)





- **Sensor final "500 GeV" prototypes : fab. in Winter 2011/12**

- ✳ **MIMOSA-30:** inner layer prototype with 2-sided read-out
 - ▷ ▷ ▷
 - ↳ one side : 256 pixels ($16 \times 16 \mu\text{m}^2$)
 - ↳ other side : 64 pixels ($16 \times 64 \mu\text{m}^2$)
- ✳ **MIMOSA-31:** outer layer prototype
 - ▷ ▷ ▷
 - ↳ 48 col. of 64 pixels ($35 \times 35 \mu\text{m}^2$) ended with 4-bit ADC
- ✳ prototypes still fabricated in 0.35 μm process (cost issue)




CMOS Pixel Sensors: Status of Baseline Devt

- **MIMOSA-30: prototype for ILD-VXD innermost layer** ▷ ▷ ▷
 - ✳ 0.35 CMOS μm process with high-resistivity epitaxy
 - ✳ in-pixel CDS, rolling shutter read-out, binary sparsified output
 - ✳ columns length \simeq final sensor (4-5 mm long)
 - ✳ **high resolution side : pixels of $16 \times 16 \mu m^2 \Rightarrow$ expect $\sigma_{sp} < 3 \mu m$**
 - 128 columns (discri) & 8 col. (analog) of 256 rows
 - read-out time $\lesssim 50 \mu s$
 - ✳ **time stamping side : pixels of $16 \times 64 \mu m^2 \Rightarrow t_{r.o.} \sim 10 \mu s$**
 - (expect $\sigma_{sp} \sim 6 \mu m$)
 - 128 columns (discri) and 8 col. (analog) of 64 rows
 - lab tests positive : $N \sim 15 e^-$ ENC & discri. all OK for $t_{r.o.} = 10 \mu s$
 - ✳ beam tests (CERN-SPS) in July '12 $\Rightarrow \sigma_{sp}$ ▷ ▷ ▷



- **MIMOSA-31: prototype for ILD-VXD outer layers**
 - ✳ pixels of $35 \times 35 \mu m^2$ (power saving) ▷ ▷ ▷
 - ✳ 48 columns of 64 pixels ended with 4-bit ADC (1/10 of full scale chip)
 - \hookrightarrow expect $\sigma_{sp} \lesssim 3.5 \mu m$
 - ✳ $t_{r.o.} \sim 10 \mu s$ (1/10 of full scale chip) $\rightarrow \sim 100 \mu s$
 - ✳ beam tests (DESY) in Q1/2013 $\Rightarrow \sigma_{sp}, \epsilon_{det}, \text{fake rate}$



Evolving towards an Optimal CMOS Process

- Motivation: 0.35 μm process used up to now does not allow to fully exploit the potential of CPS

- Main limitations of presently used

CMOS process fab. parametres	In-pixel circuitry	Read-out speed	Power consum.	Insensitive areas	TID (> ILC)	Data throughput
0.35 μm CMOS fabrication process: (not restricted to ILC specs)	Feature size	X	X	X	X	
	Planar techno.	X	X		x	
	Nb (metal layers)	X		X		
	Clock frequency			X		X

- Moving to a 0.18 μm imaging CMOS process (Tower/Jazz SC):

- ✳ Deep P-well (quadruple well techno.) \Rightarrow in-pixel discriminators
- ✳ 6 metal layers (instead of 4) \Rightarrow in-pixel discriminators, avoids insensitive zones
- ✳ Epitaxial layer : high-resistivity ($> 1 \text{ k}\Omega \cdot \text{cm}$), "18 μm thick"
- ✳ Sticking \Rightarrow multi-chip slabs
- \Rightarrow process very well suited to the VXD specifications

- Prototyping started in Summer 2011, driven by ILD-VXD, CBM-MVD, ALICE-ITS, SuperB-SVT


Main objective: assess CCE & N \rightarrow SNR \rightarrow ϵ_{det} , radiation tolerance (T),

▷ ▷ ▷ use of deep P-well, elongated pixels



0.18 μm Technology Prototyping

- MIMOSA-32 : technology exploration

- ✧ fabricated in Winter 2011/12 with high resistivity epitaxial layer
- ✧ various pixels : sensing syst., pre-ampli., elongated, etc.
- ✧ lab tests with ^{55}Fe source, $t_{ro} = 32\mu\text{s}$:
 - good charge collection efficiency observed (high-res epi)
 - no parasitic charge collection seen with Deep P-well
 - $N \sim 15\text{-}18\text{ e}^- \text{ ENC}$
 - irradiation up to 3 MRad has marginal impact



Charge collected from
5.9 & 6.5 keV X-Rays
(room temperature, $32\mu\text{s}$)



- Test of in-pixel amplification not convincing (reduced dynamics w.r.t. $0.35\mu\text{m}$ technology)

⇒ New prototype (MIMOSA-32ter) fabricated → Tests starting this week

Cluster Multiplicities

- Beam tests with 60-120 GeV negatively charged particles at CERN-SPS in Summer ($T = 30^{\circ}\text{C}$) :



- Average cluster multiplicity (RMS):

- ✧ $20 \times 20 \mu\text{m}^2$ pixels hosting a deep P-well
⇒ average multiplicity = 3.2 (rms = 1.2)

- ✧ $20 \times 40 \mu\text{m}^2$ staggered pixels with 1 sensing diode
⇒ average multiplicity = 3.9 (rms = 1.8)

- Measurement outcome :

- ✧ evidence for high-resistivity epitaxial layer
- ✧ elongated (staggered) pixels exhibit marginal cluster extension




P9: Deep P-Well (3T)

- Coolant temperature and (ALICE-ITS) radiation dose dependence:


✧ $T = 15^\circ\text{C} \ \& \ 30^\circ\text{C}$

✧ Doses: $1 \text{ MRad} \oplus 1 \times 10^{13} n_{eq}/\text{cm}^2 \equiv 10 \times \text{TID} \oplus 10^2 \times \text{TNID} / \text{ILC yr}$

Signal/Noise ratio for P9



Signal/Noise ratio for P9



- SNR (MPV) and detection efficiency (*stat. uncertainty only*):

Irradiation Dose	SNR (MPV)		Detection efficiency [%]	
	15°C	30°C	15°C	30°C
0	30.9 ± 0.4	29.7 ± 0.4	99.91 ± 0.06	99.7 ± 0.1
1 MRad & $1 \times 10^{13} n_{eq}/\text{cm}^2$	22.6 ± 0.4	19.3 ± 0.2	99.92 ± 0.08	99.87 ± 0.07

⇒ ILC radiation load has no effect


L4-1: 20x40 μm^2 (1 Sensing Diode)

- Coolant temperature and (ALICE-ITS) radiation dose dependence:


✧ T = 15°C & 30°C

✧ Doses: 1 MRad \oplus $1 \times 10^{13} n_{eq}/cm^2 \equiv 10 \times TID \oplus 10^2 \times TNID / ILC \text{ yr}$

Signal/Noise ratio for L4_1



Signal/Noise ratio for L4_1



- SNR (MPV) and detection efficiency (*stat. uncertainty only*):

Irradiation Dose	SNR (MPV)		Detection efficiency [%]	
	15°C	30°C	15°C	30°C
0	22.6 ± 0.2	21.8 ± 0.3	99.86 ± 0.06	99.78 ± 0.08
1 MRad & 1 × 10 ¹³ n _{eq} /cm ²	13.9 ± 0.3	10.9 ± 0.1	99.51 ± 0.25	97.99 ± 0.25

⇒ ILC radiation load has no effect


Spatial Resolution

- Beam test (analog) data used to simulate binary charge encoding :

- ✳ Apply common SNR cut on all pixels using $\langle N \rangle$
 - ↳ simulate effect of final sensor discriminators
- ✳ Evaluate single point resolution (charge sharing) and detection efficiency vs discriminator threshold for $20 \times 20 \mu m^2$ pixels and $20 \times 40 \mu m^2$ staggered pixels (1 sensing diode)

- Comparison of $0.18 \mu m$ technology ($> 1 k\Omega \cdot cm$) with $0.35 \mu m$ technology ($\lesssim 1 k\Omega \cdot cm$) (resp. pitch values: $20.7 \mu m$ and $20.0 \mu m$)

- $\sigma_{sp}^{bin} \simeq 3.2 \pm 0.1 \mu m$ ($20 \times 20 \mu m^2$)
AND $\simeq 5.4 \pm 0.1 \mu m$ ($20 \times 40 \mu m^2$)
↳ expect $\sim 2.8 \mu m$ for $17 \times 17 \mu m^2$ pixels (ILD-DBD)




Read-Out Acceleration

- Motivations for faster read-out:

- ✧ robustness w.r.t. predicted 500 GeV BG rate (keep small inner radius, no Anti-DID, ..)
- ✧ standalone inner tracking capability (e.g. soft tracks)
- ✧ compatibility with high-energy running: beam BG at $\sqrt{s} \gtrsim 1 \text{ TeV} \Rightarrow$ beam BG ($\gtrsim 1 \text{ TeV}$) $3\text{--}5 \times$ BG (500 GeV) ?

- How to accelerate the elongated pixel read-out

- ✧ elongated pixel dimensions allow for in-pixel discri. $\Rightarrow \geq 2$ faster r.o.
- ✧ read out simultaneously 2 or 4 rows \Rightarrow 2-4 faster r.o./side
- ✧ subdivide pixel area in 4-8 sub-arrays read out in // \Rightarrow 2-4 faster r.o./side
- ▷ 0.18 μm process needed: 6-7 ML,, design compactness, in-pixel CMOS T, ...
- ✧ conservative step: 2 discri./col. **end** (22 μm wide) \Rightarrow simult. 2 row r.o.



- Expected VXD performances at 1 TeV (and 0.5 TeV)


Layer	σ_{sp}	t_{int}	Occupancy [%]	Power
	MIMOSA/AROM	MIMOSA/AROM	1 TeV (0.5 TeV)	inst./average
VXD-1	3 / 5-6 μm	50 / 2 μs (10 μs)	4.5(0.9) / 0.5(0.1)	250/5 W
VXD-2	4 / 10 μm	100 / 7 μs (100 μs)	1.5(0.3) / 0.2(0.04)	120/2.4 W
VXD-3	4 / 10 μm	100 / 7 μs (100 μs)	0.3(0.06) / 0.05(0.01)	200/4 W

Next Steps of $0.18\mu m$ Architecture Prototyping

- 1st step : MISTRAL \equiv MIMOSA FOR THE INNER SILICON TRACKER OF ALICE

- MIMOSA-22THR (Upstream part of sensor) :

- ✧ Col. // pixel array with in-pixel ampli + pedestral subtraction (cDS)
- ✧ Each of 128 columns ended with discriminator + 8 columns without discrimi.
- ✧ Pixel array sub-divided in sub-arrays featuring different pixel designs ($22 \times 22/33 \mu m^2$)
- ✧ 2 options \rightarrow submission in Decembre'12 :
 - sgle end of column discriminator \equiv translation of MIMOSA-22AHR (0.35 techno.)
 - simultaneous 2-row encoding & 2 discriminators/column \Rightarrow twice faster




- AROM-1 (Accelerated Read-Out Mimosa) \Rightarrow ASTRAL (2nd step)

- ✧ in-pixel discrimi. & simultaneous 4-row encoding \Rightarrow 8 times faster than MIMOSA-22THR
- ✧ submission of 1st prototype in Q1-Q2/2013

- SUZE-02 (Downstream part of sensor) :

- ✧ \emptyset μ -circuits & output buffers (extension of SUZE-01 with ≤ 4 rows simult. encoding)
- ✧ encode windows of 4 rows \times 5 columns
- ✧ signal transmission at 320 MHz/cm
- ✧ submission in \geq Decembre'12



R&D Plans towards Final Sensor

- **FSBB (Full Scale Basic Block) : combining upstream and downstream chain elements**

- ✳ **Composition:**

- Pixel array with \sim final pixel design ($\sim 1 \text{ cm}^2$)
 - Final r.o. circuitry (\emptyset , filtering, data transmission, ...)

- ✳ **Variants:**

- ALICE baseline (MISTRAL): $30 \mu\text{s}$, $22 \times 33 \mu\text{m}^2$ pixels, subm. Q4/2013
 - ALICE fast sensor (ASTRAL): $15 \mu\text{s}$ (can be $< 4 \mu\text{s}$), same pixels, subm. Q4/2015
 - AIDA-BT: ???




- **Final sensors for ALICE, CBM, AIDA, ...:**

- ✳ **Composition :**

- 3 adjacent FSBB (1-sided read-out)
or 2 rows of 3 FSBB (stitching, 2-sided r.o.)
 - Complemented with serial r.o. circuitry

- ✳ **Submissions:**

- MISTRAL: $30 \mu\text{s}$ ($15 \mu\text{s}$ possible), subm. Q4/2014
 - ASTRAL: $15 \mu\text{s}$ ($\lesssim 2 \mu\text{s}$ possible) subm. Q4/2016
 - AIDA-BT: subm. 2015 (?)



Ultra-Light Ladder Developments

- **PLUME prototype-2010 tested at SPS in Nov. 2011:**

- ✧ *1st PLUME ladder prototype (0.6 % X_0)*

- ↳ *6 MIMO-26 (50 μm) on each side (8 Mpix, 2 Gb/s)*

- ✧ *Preliminary results : no X-talk observed*

- ↳ *combined impact res. (20 % improvmt) & pointing resolution (2 mrad)*





- **New PLUME proto. being fabricated with 0.35% X_0 (X-section) \rightarrow beam tests in 2013**

- **Other developments :**


- ✧ *SERNWIETE : unsupported ladder with $< 0.15 \% X_0$ \rightarrow operational prototype under evaluation*

- ✧ *STAR-PXL : under construction (0.37% X_0)*

- ✧ *ALICE-ITS (0.3% X_0)*



ALICE-ITS Inner Barrel Prototyping



18

SUMMARY

- **CPS archi. ready to be adapted to all VXD sensor specs at $\sqrt{s} = 500$ GeV (using $0.35 \mu m$ techno.):**
 - innermost layer : $< 3 \mu m$ and $\lesssim 10 \mu s$
 - outer layers : $< 4 \mu m$ and $\sim 100 \mu s$
 - VXD power consumption : < 700 W (inst.) / < 15 W (average)
 - ▷ $\sim 0.3\%$ X_0 double-sided ladders (PLUME like)
 - ▷ expect physics performance feedback from STAR-PXL (1st data taking in 2013)
- **Extension to $0.18 \mu m$ process under way, mainly motivated by 1 TeV running conditions :**
 - ⇒ **1st CMOS technology allowing to come close to real CPS potential**
 - innermost layer : $< 3 \mu m$ and $\lesssim 2 \mu s$
 - outer layers : $< 4 \mu m$ and $\lesssim 10 \mu s$
 - VXD power consumption : < 600 W (inst.) / < 12 W (average)
- **$0.18 \mu m$ CPS development sustained by ALICE-ITS, CBM-MVD, AIDA-BT :**
 - 2012: validation of charge sensing properties
 - 2013: validation of upstream and downstream sensor elements
 - 2014: validation of complete sensor architecture with "1 cm²" MISTRAL prototype
 - 2015: pre-production of MISTRAL sensor for ALICE and CBM
 - 2016: validation of complete sensor architecture with "1 cm²" ASTRAL prototype
 - ↳ **2017-19: adapt MISTRAL/ASTRAL to ILC vertex detector**
- **Accumulate experience on system integration aspects within STAR & ALICE environments**