

# Production and Application of an Integrated Pixel Readout for a Linear Collider

D. Attie<sup>2</sup>, K. Desch<sup>1</sup>, C. Brezina<sup>1</sup>, Y. Bilevych<sup>1</sup>, A. Chaus<sup>2</sup>,  
P. Colas<sup>2</sup>, A. Deisting<sup>1</sup>, J. Kaminski<sup>1</sup>, W. Koppert<sup>3</sup>, T. Krautscheid<sup>1</sup>,  
M. Lupberger<sup>1</sup>, C. Krieger<sup>1</sup>, R. Menzen<sup>1</sup>, J. Timmermanns<sup>3</sup>,  
M. Titov<sup>2</sup>, H. van der Graaf<sup>3</sup> in collaboration with LCTPC

<sup>1</sup>University of Bonn

<sup>2</sup>CEA/Irfu Saclay

<sup>3</sup>NIKHEF

ECFA - Linear Collider Workshop

29th May 2013





- 1 Introduction
- 2 Wafer Scale Production
- 3 Timepix Readout with SRS
- 4 Octoboard
- 5 Large Area Module
- 6 Summary

# InGrid - Integrated Pixel Readout

## GridPix

Micromegas on a pixelchip

- Insulating pillars between grid and pixelchip
- One hole above each pixel
- Amplification directly above the pixelchip




## Advantages

- Very high single point resolution
- Perfect alignment
  - Each primary  $e^-$  is detected on one pixel
  - Nearly 100 % single  $e^-$  efficiency
  - Low occupancy

# Timepix Pixel Chip

## Characteristics

- Derived from Medipix-2
- $256 \times 256$  pixel
  - ⇒  $55 \mu\text{m}$  pixel pitch
  - ⇒  $2 \text{ cm}^2$  active area
- Charge sensitive amplifier and discriminator in each pixel
- $\text{ENC} \approx 100$  electrons
- Threshold  $\approx 700$  electrons
- 30 - 100 MHz clock frequency
- Two modes of measurement (per pixel):
  - ⇒ Time **or** charge
- No multiple hit capability



## Successor: Timepix-3

### In preparation

- Simultaneous charge and time measurement
- Multiple hit capability
- 100 MHz with 640 MHz fast clock



# Production on Wafer Scale

## Single chip production

Production of single (few) chips pioneered and optimized at University of Twente / MESA+

## Demand

HEP-Detectors (e.g. ILD):


- Readout area of the TPC:  
 $\approx 10 \text{ m}^2$
- Pixelchips ( $1.4 \times 1.4 \text{ cm}^2$ ):  
 $\approx 4 \cdot 10^4$

Research and development:

- Bonn, NIKHEF, Saclay, ...


⇒ Production on wafer scale

## Timepix wafer




- 8 Inch wafer
- 107 Chips



# Production on Timepix Wafers




- 1 Probing and cleaning of the wafer
- 2 Adding  $\text{Si}_x\text{N}_y$  protection layer
- 3 Application of the SU-8
- 4 UV-Exposure of the SU-8
- 5 Application of the grid
- 6 Patterning of the grid
- 7 Dicing of the wafer
- 8 Development of the SU-8



# Production Results






$^{55}\text{Fe}$  - Event



## Characteristics

- Occupancy
- Gain
- Energy resolution
- Discharge stability

# Occupancy and Discharge Stability




## Performance


- $\mathcal{O}(10^4)$  X-ray induced discharges
- Grid voltages of up to 450 V in Ar/iButane (95/5)
- But: 7/10 chips destroyed in hadronic test beam at CERN
- Very few closed holes

# Gain and Energy Resolution


## Pixel spectrum



## Charge spectrum



## Amplification




## Performance in Ar/iButane (95/5)

- Energy resolution:
  - Pixel:  $\frac{\sigma_N}{N} = 5.0\%$
  - Charge:  $\frac{\sigma_N}{N} = 6.7\%$
- Similar Gain for various devices


$\Rightarrow$  Performance similar to single chip production

# SRS - Scalable Readout System

Scalable Readout System  
Status Feb. 2010



- Designed by RD51 collaboration with CERN as main developer
- Flexible readout electronics, can handle different frontends (adapt FPGA code, chip carrier)
- High scalability




# Timepix Readout with SRS

## Timepix readout

Development of a SRS based Timepix readout by U. Bonn and U. Mainz

- Adaption of FPGA code on FEC
- Passive routing on adapter board





## Status

Most function of previous systems (e.g. MUROS) implemented

- Support for 1-8 chips
- Setting of matrix and DACs
- Readout of the matrix
- Threshold equalization
- External test pulses
- Calibration

# The Octoboard - A Module for the Large Prototype





## Octoboard: LP module


- Module for Large Prototype TPC at DESY
- 8 chips on one board
- Readout with SRS



# Example Events




# Occupancy




- One chip not equalizable (under investigation)
- Some unresponsive spots in the active area of the chip

# Drift Velocity


$E = 130 \text{ V/cm}$



$E = 230 \text{ V/cm}$



Drift spectrum



Velocity in T2K gas



Good agreement with Magboltz simulation

- $v_D = 5.526 \pm 0.003 \text{ cm}/\mu\text{s}$  at  $E_D = 130 \text{ V/cm}$
- $v_D = 7.602 \pm 0.003 \text{ cm}/\mu\text{s}$  at  $E_D = 230 \text{ V/cm}$

# Next Step: Large Area Module with $\mathcal{O}(100)$ Chips

## First ideas:

- LP Module with  $4 \times 3$  octoboards = 96 chips
- Staggered placement
- Active area  $\approx 50\%$



## Preparations

- 4 octoboards per FEC
- HDMI for VHDCI cabling
- FPGA code extensions
- Cooling

- Wafer scale production successful
  - Performance similar to single chip production (Amplification, energy resolution ... )
  - Good discharge stability
- New readout based on SRS
  - Fully operational for 1 to 8 chips
  - Preparations for more chips ongoing
- Octoboard
  - Successful test beam
  - Detailed analysis ongoing
- Next step: Construction of a module with about 100 chips