# Power pulsing scheme based on a back-end current source for the analog electronics of the vertex detectors at CLIC

Cristian Alejandro Fuentes Rojas CERN

cafuente@cern.ch

Rehearsal for DESY 28/05/13

# Vertex barrel, ladder and CLICpix

#### CLIC\_ILD inner tracking region





Analog and digital electronics have a very different power consumption.

The analog electronics could be completely turned off after the acquisition. While the digital electronics need to be powered during the whole period.

Analog voltage is 1.2V while the digital is expected to be 1V.

For these reasons they will be powered separately. In that way the analog and digital powering schemes could be optimized independently, in order to achieve the requirements (next slide).

This presentation shows results on the Analog power scheme. The digital is currently being studied.

# Restrictions

**1) Low losses:** < 50 mW/cm<sup>2</sup> in the sensor area, as the heat-removal solution is based on air-cooling to reduce mass. (must be shared among analog and digital electronics)

**2)** Material Budget:  $< 0.2\%X_0$  for a detection layer, leaving less than  $0.1\%X_0$  for cooling and services. (must be shared among analog and digital electronics)

**3) High magnetic Field:** 4 to 5 [Tesla] restricting the use of ferromagnetic material.

#### extra challenge for analog electronics

4) Regulation: within 5% (60 mV) on the ASIC during the acquisition time, expected to be close to 20-30  $\mu$ s (CLICPIX specifications).

# Powering half a ladder (analog)

Small capacitors close to each ASIC at the FE: (10  $\mu F)$ 



The current loop is very small.

**But** there's need of regulation, as the capacitor discharges when the load is active.

Low dropout (LDO) voltage regulators added per ASIC:



The capacitor still discharges.. How do we charge it back to its level to be ready for the next cycle?

 $\frac{1}{12}I_{Load}$  The best way is using a constant current source at the back-end.

An estimation of the current at the BE, using the whole period to charge the capacitor, is:

$$I_{in} = I_{load} \frac{t_{on}}{T} \approx I_{load} \frac{20\mu s}{20ms} \approx \frac{I_{load}}{1000} \approx 20mA$$

The cables from the back-end to the capacitors @ FE can be really light in terms of mass.

# Principle and waveforms of the scheme



# Analog Dummy Load / test board

The CLICpix is being developed, so in order to test the scheme we need a dummy load.





This duplicates 12 times, representing the 12 ASICs, the power storage, regulation and cabling.

Power storage and regulation: input Si cap (3 x 3.3  $\mu$ F) + LDO (out: 1.2V) + output Si cap (1 $\mu$ F)

# Why aluminium cables?

For the same resistance than a copper cable, aluminium cables have around 4 times lower material contribution. The aluminium flex cables were made at the CERN PCB shop.

# Why silicon capacitors?

Low mass and flat. They can have a thickness down to 80 µm.

Ceramic capacitor of small smd package (0402 or 0201) can have comparable material. Nevertheless, their capacitance change dramatically (more than 80% of their value for some conditions) with the voltage applied ( $V_{bias}$ ), making them impractical for our application.

IPDiA company can integrate all the necessary passive components into a single die



#### Passive Integration Connecting Substrate

Which can be afterwards connected to the CLICpix chip using TSVs (Through Silicon Vias).

This is just a preliminary idea, and might be explored in the following months.

# Implementation @ Lab





# Implementation @ Lab



10

### Measurements for the same load value



11



# Material Budget Today

#### Silicon capacitors (today 25 µF/cm<sup>2</sup>):



### Contribution: 0.064 % X<sub>0</sub>

### Material Budget Today Tomorrow

#### Silicon capacitors (today 25 100 µF/cm<sup>2</sup>):



We are considering the possibility of integrating the LDO inside the ASIC. Allowing a further reduction

Contribution: 0.028% X<sub>0</sub>

# Conclusions

During this talk we presented a power-pulsing scheme to power the analog electronics of the future vertex read-out ASIC CLICpix.

The scheme counted with regulation and silicon capacitors in the front-end, which were charged up using a back-end current supply of less than 100 mA.

Some of the achieved results were:

•Good regulation (11 mV)

 Power losses/dissipation lower than 10mW/cm<sup>2</sup> (leaving more than 40mW/ cm<sup>2</sup> to the digital part)

•Small current (20mA to 60mA) through the whole cable depending on the load consumption. => Low material cables

•No DCDC needed. (Everything is in the back-end)

•Today's Material Budget 0.064 %X<sub>o</sub>, which is expected to be less than 0.028 %X<sub>o</sub>. (after improvements of silicon capacitors technology).

**Future work:** To try a similar scheme for the digital electronics and to compare it with a scheme based on DC/DC converters.

## Thanks for your attention :)

# Change in the load consumption



# Backup: En/Dis voltage regulator



18

# Material Budget

#### Silicon capacitors (today 25 µF/cm<sup>2</sup>):

Part Name	Material	X0 (mm)	length (mm)	width(mm)	thick (mm)	Number	factor	h eq (mm)	% X0
Flex cable dielectric	Kapton	286	120	1	0.05	1	1.00	0.005	0.002
Flex cable layers	Aluminium	88.9	120	1	0.020	2	1.00	0.004	0.004
Input LDO Capacitors	Silicon	93.6	10	4	0.1	12	1.00	0.040	0.043
LDO regulator	Silicon	93.6	3	3	0.1	12	1.00	0.009	0.010
Output LDO Cap SMD 1206	Silicon	93.6	3.2	1.6	0.1	12	1.00	0.005	0.005
and a second								1	0.0641

#### Silicon capacitors (few years 100 µF/cm^2):

Part Name	Material	X0 (mm)	length (mm)	width(mm)	thick (mm)	Number	factor	h eq (mm)	% X0
Flex cable dielectric	Kapton	286	120	1	0.05	1	1.00	0.005	0.002
Flex cable layers	Aluminium	88.9	120	1	0.020	2	1.00	0.004	0.004
Input LDO Capacitors	Silicon	93.6	10	4	0.1	12	1.00	0.040	0.011
LDO regulator	Silicon	93.6	3	3	0.1	12	1.00	0.009	0.010
Output LDO Cap SMD 1206	Silicon	93.6	3.2	1.6	0.1	12	1.00	0.005	0.005
									0.0320

### **Power losses**

7 mW/cm<sup>2</sup> leaving 43 mW/cm<sup>2</sup> for the digital electronics.