


# ROC chip status

S. Callier, S. Conforti, L. Raux, F. Dulucq, C. de La Taille, G. Martin-Chassard, N. Seguin-Moreau

Many measurements are still on going on test board and at system level to characterize in detail the ROC chips before submitting 3rd generation chips


- HARDROC3: will be submitted in Feb 2013
- Many measurements performed on SKIROC2 (see Stephane's talk) and on SPIROC2B and 2C
- SKIROC2 and SPIROC2B/2C are the same except for the input preamplifier: same fast and slow channel, same digital part.

- Same pinout as Spiroc2b
- New input PA
- Independant Cf for HG and LG
- HG/LG coupling reduced
- New delay box
- Better distribution of the 4bit DAC






# SPIROC2C: FS Uniformity (HG=200; LG=100) *mega*




**FSH pedestal dispersion:  $\langle \rangle = 183.5$  DACU sdev=0.6 DACU**




**FS: 50% trigger efficiency of ch0 for various injected charge.  
Noise=5 fC ;  $5\sigma$  noise= 25 fC**


FS@ 10 pe injected



$PA\_HG = bit100 \times 6.25 fF = 625 fF \Rightarrow G = 20 pF / 625 fF = 32 \Rightarrow$  dyn range up to 100 pe-  
 $PA\_LG = bit200 \times 6.25 fF = 1.25 pF \Rightarrow G = 2 pF / 1.25 pF = 1.6 \Rightarrow$  dyn range up to 1500 pe-



**HG SSh:  $V_{max} = 14.65$  mV/pe (1pe=160 fC) RMS noise = 1.2mV  $\Rightarrow$  SNR ~ 12**







*tp HG, LG ~50 ns*

M1	M2
20.0 mV/div	20.0 mV/div
20.0 ns/div	20.0 ns/div
1.000 k#	1.000 k#
↓ -1.531 mV	↓ -1.350 mV
↑ 58.490 mV	↑ 130.536 mV
Δy 60.021 mV	Δy 131.886 mV

Tbase -105.6 ns	Trigger Ext/10 Dc
20.0 ns/div	Normal 720 mV
1.00 kS	5.0 GS/s
X1= 26.8 ns	ΔX= 78.8 ns
X2= 105.6 ns	1/ΔX= 12.69 MHz

# HG SSH UNIFORMITY BEF. and AFTER Cf cor.




Uniformity for 3 injected charges (Q, Q/3 and 3\*Q), using the same gain correction





# 8-bit input DAC linearity


Linearity of the 36 input dac




**SPIROC2B**



Slope of the 36 input dac



8-bit input DAC uniformity\_slope





Slope of the 36 input dac



**Acquisition using the autotrigger mode**



Injection through 100pF, **2 and 3 pe-**, HG Ssh @ 50ns  
HG:  $G=100$  ( $C_f=100 \times 6.25\text{fF}$ ) for all the channels,  
 $V_{th}=230$  (=1.7 pe-)

1 ADCU = 400  $\mu\text{V}$





**TDC => digital coupling in spiroc2c through the substrate (NMOS preamp connected to gnd)**  
*There is no digital coupling in spiroc2b (PMOS transistor connected to vdd)*



Injection through 100pF, 2 and 3 pe- HG with  $G=32$  ( $32 \times 6.25\text{fF}$ ) for all the channels,  $ssh@50\text{ns}$   
 $V_{th}=260$  ( $\sim 1\text{pe-}$ )



**TDC coupling in Spiroc2c doesn't prevent to distinguish 2 and 3 pe-**




- SPIROC2B TDC: Dead time due to the multiplexer
- SPIROC2C TDC
  - To decrease dead time during transition => alternation of a rising and a falling ramp implemented
  - Conservative modification






- 3 pe- injected in one channel



Min= 555 max=585 <> 571 rms 5.3



Min=2068 Max=3134




TDC ramp 400ns , 5.8 ADCU/ns  
rms ~2=> 350 ps




# SPIROC 2c: Charge and time meas.

- 2 and 3 pe- injected in one channel


Time, BCID N



Time, BCID N+1



Charge



# TDC for SPIROC3: PARISROC TDC ramp ?

tested by IPNO team

2 independent ramps and an overlap between them to minimize dead time.

Sampled at the same time



Internal module to tag the valid ramp

1. Coarse time by 24-bit gray counter

- working at 10 MHz
- with 1.67 s of dynamic
- 100 ns steps

2. Fine time by analog TDC

- 100 ns dynamic
- 100 ps step




# PARISROC TDC ramp

tested by IPNO team

Reconstruction of the ramp from the time values saved in the analog memory and converted by the ADC (10-bit).

The validation of the **good ramp** is made **automatically**



	<b>Second version</b>
<b>Time dynamic range</b>	<b>100 ns</b>
<b>“Blind zone”</b>	<b>0</b>
<b>linear zone</b>	<b>100 ns</b>
<b>Ramp 1 linear</b>	<b>± 1 ns</b>
<b>Ramp 2 linear</b>	<b>± 1 ns</b>

**time dynamic range  
100 ns**


**NOT DEAD ZONE**



## Complex chip (internal SCA, ADC, TDC)

- Many bugs corrected + new features in SPIROC2c:
  - HG/LG coupling
  - Independent Cf for HG and LG
  - 4-bitsDAC
  - Delay box
  - Rate dependency
  - Pedestal shift (to be checked by DESY)
  - Zero events
- Still improvements to be done:
  - 8-bit input DAC: to be improved
  - NMOS or PMOS preamp? = digital coupling vs pedestal shift
  - TDC
- HBU with spiroc2c to be tested
- I2C link: feedback from HR3 necessary

## ■ HARDROC3

- First of the "3<sup>rd</sup> generation ROC chip" to be submitted 
- **independent channels**, one register/channel, I2C link for SC parameters(@IPNL), triple voting, circular memory, temperature sensor
- Digital part finished in July 2012
- Analog part: No major modifications in the analog part. Extension of the dynamic range to set  $V_{th0}=100fC$   $V_{th1}=5pC$  and  $V_{th2} > 15 pC$
- Die size  $\sim 30 mm^2$
- Submission in FEB 2013 => reception in June 2013.

## ■ Next: SPIROC3 or SKIROC3 ?

- Still many tests to be done at the system level/testbeam
- **Hardroc3 test feedback necessary before submitting Spiroc3/skiroc3**
- Spiroc3= 36 channels,  $8.5 \times 5 mm^2$  => 42.5 k€ in MPW run
- Skiroc3= 64 channels,  $8.5 \times 9.5 mm^2$  => 81 k€ in a MPW run => dedicated run mandatory
- **SPIROC3 and SKIROC3 in Feb 2014 in a dedicated run (AIDA, CALICE and other partners)**


# BACK UP Slides



# 3Gen ROC chips: common features



- Slow control parameters:
  - Backward compatibility with 2Gen ROC chips slow control
    - Use of classical shift register slow control
  - Embedded I2C
    - 7-bit address + 1 general call address (127 chips can be addressed)
    - Access port doubled
    - Bidirectional data line with open collector (Driver will be the same as Dout)
  - Read back capability of SC bits (non destructive)



- Write frame:



- Read frame:







# 3Gen ROC chips: common features

- Extra pin needed for I2C / SC:


<b>HARDROC 2</b>		<b>HARDROC 3</b>	
ShiftReg_In	1	ShiftReg_In	1
ShiftReg_Out	1	ShiftReg_Out	1
ShiftReg_Clk	1	ShiftReg_Clk	1
ShiftReg_Rst	1	ShiftReg_Rst	1
		ShiftReg_Loadb	1
		ShiftReg_ReadBack	1
		Error_Triple_Voting	1
		7-bit I2C @	7
		2 x (SCL / SDA)	4
		Select_I2C_Port	1
		Clk_I2C_SR	1
		Rstb_I2C	1
		Select_I2C_SR	1
<b>Total</b>	<b>4</b>	<b>Total</b>	<b>4+18</b>





C1	DSQ/AC1M	C2	DSQ/DC1M
	20.0 mV/div		2.00 V/div
	-6.20 mV		-4.080 V ofst
↓	39.27 mV	↓	95 mV
↑	-170 μV	↑	99 mV

Timebase	-180 ns	Trigger	Ext/10 DC
	50.0 ns/div	Stop	830 mV
	2.50 kS	Edge	Positive
X1=	52.6 ns	ΔX=	-26.0 ns
X2=	26.6 ns	1/ΔX=	-38.5 MHz



C1	DSQ/AC1M	C2	DSQ/DC1M
	50.0 mV/div		2.00 V/div
	-15.5 mV		-4.080 V ofst
↓	105.9 mV	↓	6 mV
↑	-900 μV	↑	-34 mV
Δy	-106.8 mV	Δy	-40 mV


Timebase	-180 ns	Trigger	Ext/10 DC
	50.0 ns/div	Stop	830 mV
	2.50 kS	Edge	Positive
X1=	52.6 ns	ΔX=	-26.0 ns
X2=	26.6 ns	1/ΔX=	-38.5 MHz

« Pedestal shift » due to coupling on Vdda\_pa on spiroc2b

Spiroc2c: Injection of 10, 100, 300 and 1000pe- in ch0 and measurement of the charge (HG) seen on the neighbours (all preamp on but all discris masked except of ch<0>):

	10pe-	100pe-	300pe-	1000pe-
Ch<0>	950 UADC	3500	3500	3500
Ch<1>	470	470	450	450
Ch<2>	470	460	440	440
Ch<3>	460	463	446	446
Ch<20>	460	457	450	450
Ch<35>	455	457	455	455


When discris of the other channels are ON => we measure Xtk in the neighbours



10 pe in Ch0 (250mV), Xtk in Ch1=3.5mV

<b>C2</b>	<b>DSQ/DC1M</b>	<b>F1</b>	<b>&lt;C1&gt;</b>
2.00 V/div	5.00 mV/div		
-4.080 V ofst	20.0 ns/div		
	1.000 k#		
↓ 1 mV	↓ 155.1 $\mu$ V		
↑ 129 mV	↑ 3.5086 mV		
$\Delta$ y 127 mV	$\Delta$ y 3.3536 mV		

Timebase	0.0 ns	Trigger	<b>C2/DC</b>
	20.0 ns/div	Normal	1.02 V
1.00 kS	5.0 GS/s	Edge	Negative
X1=	-97.4 ns	$\Delta$ X=	40.4 ns
X2=	-57.0 ns	1/ $\Delta$ X=	24.8 MHz





100 pe in Ch0 (saturation), Xtk in Ch1=10 mV

<b>C2</b>	<b>DSQ/DC1M</b>	<b>F1</b>	<b>&lt;C1&gt;</b>
2.00 V/div	5.00 mV/div		
-4.080 V ofst	20.0 ns/div		
	1.000 k#		
↓ -45 mV	↓ 97.4 $\mu$ V		
↑ 60 mV	↑ 8.8575 mV		
$\Delta$ y 105 mV	$\Delta$ y 8.7601 mV		


Timebase	0.0 ns	Trigger	<b>C2/DC</b>
	20.0 ns/div	Normal	1.02 V
1.00 kS	5.0 GS/s	Edge	Negative
X1=	-98.4 ns	$\Delta$ X=	47.6 ns
X2=	-50.8 ns	1/ $\Delta$ X=	21.01 MHz





# SPIROC 2c: Zero event bug



- "zero event" occurs randomly
- **Problem solved in SPIROC 2c**
- No major change in the digital part D-flip-flop, a gate on ADC discri and delays on control signals



# SPIROC2C: New Delay box



# SPIROC2C: HG SSh linearity using the acquisition mode *mega*

